FinFET device with epitaxial structures that wrap around the fins and the method of fabricating the same

US9865595B1 · US · B1

Patent metadata
FieldValue
Publication numberUS-9865595-B1
Application numberUS-201715490959-A
CountryUS
Kind codeB1
Filing dateApr 19, 2017
Priority dateDec 14, 2016
Publication dateJan 9, 2018
Grant dateJan 9, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A FinFET device is provided. The FinFET device includes a plurality of fin structures that protrude upwardly out of a dielectric isolation structure. The FinFET device also includes a plurality of gate structures that partially wrap around the fin structures. The fin structures each extend in a first direction, and the gate structures each extend in a second direction different from the first direction. An epitaxial structure is formed over at least a side surface of each of the fin structures. The epitaxial structure includes: a first epi-layer, a second epi-layer, or a third epi-layer. The epitaxial structure formed over each fin structure is separated from adjacent epitaxial structures by a gap. A silicide layer is formed over each of the epitaxial structures. The silicide layer at least partially fills in the gap. Conductive contacts are formed over the silicide layer.

First claim

Opening claim text (preview).

What is claimed is: 1. A method, comprising: providing a FinFET device that includes: a plurality of fin structures that protrude upwardly out of a dielectric isolation structure; and a plurality of gate structures that partially wrap around the fin structures, wherein the fin structures each extend in a first direction, and the gate structures each extend in a second direction different from the first direction; forming an epitaxial structure in a source/drain region of the FinFET device, wherein the epitaxial structure is formed over at least a side surface of each of the fin structures, the epitaxial structure including: a first epi-layer, a second epi-layer, or a third epi-layer, wherein the epitaxial structure formed over each fin structure is separated from adjacent epitaxial structures by a gap; forming a silicide layer over each of the epitaxial structures, wherein the silicide layer at least partially fills in the gap; and forming conductive contacts over the silicide layer. 2. The method of claim 1 , wherein the forming of the epitaxial structure comprises: removing, in the source/drain region, the fin structures that protrude out of the dielectric isolation structure; growing the first epi-layer in place of the removed fin structures; growing the second epi-layer on the first epi-layer; and growing the third epi-layer on the second epi-layer, wherein the third epi-layer is separated from adjacent third epi-layers by the gap. 3. The method of claim 1 , wherein the forming of the epitaxial structure comprises: removing, in the source/drain region, the fin structures that protrude out of the dielectric isolation structure; growing the second epi-layer in place of the removed fin structures; and growing the third epi-layer on the second epi-layer, wherein the third epi-layer is separated from adjacent third epi-layers by the gap. 4. The method of claim 1 , wherein the forming of the epitaxial structure comprises: growing the second epi-layer on each of the fin structures; and growing the third epi-layer on the second epi-layer, wherein the third epi-layer is separated from adjacent third epi-layers by the gap. 5. The method of claim 1 , wherein the forming of the epitaxial structure comprises: partially removing, in the source/drain region, the fin structures that protrude out of the dielectric isolation structure; growing the first epi-layer on remaining portions of the fin structures that are not removed; growing the second epi-layer on the first epi-layer and on the remaining portions of the fin structures; and growing the third epi-layer on the second epi-layer, wherein the third epi-layer is separated from adjacent third epi-layers by the gap. 6. The method of claim 1 , wherein the forming of the epitaxial structure comprises: partially removing, in the source/drain region, the fin structures that protrude out of the dielectric isolation structure; growing the second epi-layer on remaining portions of the fin structures that are not removed; and growing the third epi-layer on the second epi-layer and on the remaining portions of the fin structures, wherein the third epi-layer is separated from adjacent third epi-layers by the gap. 7. The method of claim 1 , wherein: the first epi-layer, the second epi-layer, and the third epi-layer each contain silicon germanium; and the second epi-layer has a greater germanium content than the first epi-layer and the third epi-layer. 8. A method, comprising: forming a first fin and a second fin that each protrude vertically upwardly out of a dielectric isolation structure; forming a gate that partially wraps around the first fin and the second fin, wherein the first fin and the second fin each extend in a first horizontal direction, and the gate extends in a second horizontal direction perpendicular to the first horizontal direction; forming a first epitaxial structure and a second epitaxial structure, respectively, over a top surface and side surfaces of portions of the first fin and the second fin that are not wrapped around by the gate, wherein the first epitaxial structure and the second epitaxial structure each includes: a first epi-layer, a second epi-layer, or a third epi-layer, wherein the first epitaxial structure is spaced apart from the second epitaxial structures; forming a silicide material over the first epitaxial structure and the second epitaxial structure, wherein portions of the silicide material are formed on side surfaces of the first epitaxial structure and the second epitaxial structure; and forming a conductive material on the silicide material. 9. The method of claim 8 , wherein the forming of the first epitaxial structure and the second epitaxial structure each comprises: removing, in the source/drain region, the first fin and the second fin that protrude out of the dielectric isolation structure; growing the first epi-layer in place of the removed first fin and second fin; growing the second epi-layer on the first epi-layer; and conformally growing the third epi-layer on the second epi-layer, wherein the second epi-layer has a greater germanium content than the first epi-layer and the third epi-layer, and wherein the third epi-layer of the first epitaxial structure is spaced apart from the third epi-layer of the second epitaxial structure. 10. The method of claim 8 , wherein the forming of the first epitaxial structure and the second epitaxial structure each comprises: removing, in the source/drain region, the first fin and the second fin that protrude out of the dielectric isolation structure; growing the second epi-layer in place of the removed first fin and second fin; and conformally growing the third epi-layer on the second epi-layer, wherein the second epi-layer has a greater germanium content than the third epi-layer, and wherein the third epi-layer of the first epitaxial structure is spaced apart from the third epi-layer of the second epitaxial structure. 11. The method of claim 8 , wherein the forming of the first epitaxial structure and the second epitaxial structure each comprises: growing the second epi-layer on each of the first fin and the second fin; and conformally growing the third epi-layer on the second epi-layer, wherein the second epi-layer has a greater germanium content than the third epi-layer, and wherein the third epi-layer of the first epitaxial structure is spaced apart from the third epi-layer of the second epitaxial structure. 12. The method of claim 8 , wherein the forming of the first epitaxial structure and the second epitaxial structure each comprises: removing a segment of the first fin and the second fin; growing the first epi-layer on a remaining segment of the first fin and the second fin; growing the second epi-layer on the first epi-layer and on the remaining segment of the first fin and the second fin; and conformally growing the third epi-layer on the second epi-layer, wherein the second epi-layer has a greater germanium content than the first epi-layer and the third epi-layer, and wherein the third epi-layer of the first epitaxial structure is spaced apart from the third epi-layer of the second epitaxial structure. 13. The method of claim 8 , wherein the forming of the first epitaxial structure and the second epitaxial structure each comprises: removing a segment of the first fin and the second fin; growing the second epi-layer on a remaining segment of the first fin and the second fin; and conformally growing the third epi-layer on the second epi-layer and on the remaining segments of the first fin and the second fin, wherein the second epi-layer has a greater germanium con

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9865595B1 cover?
A FinFET device is provided. The FinFET device includes a plurality of fin structures that protrude upwardly out of a dielectric isolation structure. The FinFET device also includes a plurality of gate structures that partially wrap around the fin structures. The fin structures each extend in a first direction, and the gate structures each extend in a second direction different from the first d…
Who is the assignee on this patent?
Taiwan Semiconductor Mfg Co Ltd
What technology area does this patent fall under?
Primary CPC classification H01L27/0886. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jan 09 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).