Mechanism To Enhance PCIe Generation Switching
US-2024427710-A1 · Dec 26, 2024 · US
USB type-C cable and method for reading/writing a chip in a USB type-C cable
US9858225B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9858225-B2 |
| Application number | US-201514978819-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 22, 2015 |
| Priority date | Jan 27, 2015 |
| Publication date | Jan 2, 2018 |
| Grant date | Jan 2, 2018 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A method for reading/writing a chip in a USB type-C cable comprises converting a read/write command into unstructured vendor defined message (UVDM) that is conforming to a USB power delivery specification. Such UVDM will be delivered to the chip via a type-C configuration channel interface. The chip analyzes the UVDM to acquire the read/write command and reads or modifies the content of a non-volatile memory in the chip according to the read/write command. Due to use of the type-C configuration channel interface, which is inherent in the USB type-C cable, to read/write the chip, it needs no extra interface which otherwise increases costs.
First claim
Opening claim text (preview).
What is claimed is: 1. A USB type-C cable, comprising: a chip configured such that a type-C configuration channel interface will be established between the chip and a writer when the type-C cable is connected to the writer, the chip including: a non-volatile memory; and a controller connected to the non-volatile memory and configured to operably analyze a first unstructured vendor defined message (UVDM) that is conforming to a USB power delivery specification to acquire a read/write command after receiving the first UVDM from the writer via the type-C configuration channel interface and read/write the non-volatile memory according to the read/write command. 2. The USB type-C cable of claim 1 , wherein, when the chip reads data in the non-volatile memory according to the read/write command, the chip will converts the read data to a second UVDM that is conforming to the USB power delivery specification and send the second UVDM via the type-C configuration channel interface.
Assignees
Inventors
Classifications
on a serial bus, e.g. I2C bus, SPI bus (on daisy chain buses G06F13/4247) · CPC title
Improving I/O performance · CPC title
Universal serial bus [USB] · CPC title
Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP] · CPC title
Command handling arrangements, e.g. command buffers, queues, command scheduling · CPC title
Patent family
Related publications grouped by family.
External sources
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9858225B2 cover?
- A method for reading/writing a chip in a USB type-C cable comprises converting a read/write command into unstructured vendor defined message (UVDM) that is conforming to a USB power delivery specification. Such UVDM will be delivered to the chip via a type-C configuration channel interface. The chip analyzes the UVDM to acquire the read/write command and reads or modifies the content of a non-v…
- Who is the assignee on this patent?
- Richtek Technology Corp
- What technology area does this patent fall under?
- Primary CPC classification G06F13/385. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Jan 02 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).