Apparatus and methods for generating a precise resistor

US9852830B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9852830-B2
Application numberUS-201514662337-A
CountryUS
Kind codeB2
Filing dateMar 19, 2015
Priority dateMar 19, 2015
Publication dateDec 26, 2017
Grant dateDec 26, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

In one embodiment, an apparatus comprising a first resistor, the first resistor comprising a first type of resistor having a plurality of metal wires in respective layers, the plurality of metal wires arranged in series via a plurality of vias.

First claim

Opening claim text (preview).

What is claimed is: 1. An apparatus, comprising: an operational amplifier; and a first resistor coupled to the operational amplifier, the first resistor comprising a first type of resistor having a plurality of metal wires in respective layers; wherein the plurality of metal wires in a first layer include at least a first segment, a second segment and a third segment; the first segment and the third segment are placed in parallel; the second segment is coupled between the first segment and the third segment; and the direction of the second segment is perpendicular to the direction of the first segment and the third segment; and wherein the plurality of metal wires in a second layer include at least a fourth segment; the fourth segment is placed underneath the first segment and coupled with the first segment by a via; the via and the second segment are respectively coupled at two terminals of the first segment; and the direction of the fourth segment and the direction of the first segment are the same. 2. The apparatus of claim 1 , wherein the first resistor further comprises a second type of resistor arranged in parallel with the first type of resistor. 3. The apparatus of claim 2 , wherein the second type of resistor comprises a poly-type resistor. 4. The apparatus of claim 2 , wherein the second type of resistor comprises a diffusion-type resistor. 5. The apparatus of claim 1 , wherein the operational amplifier comprises an inverting terminal to receive a current difference, a non-inverting terminal to receive a reference voltage, and an output terminal, the first resistor connecting the output terminal to the inverting terminal in a feedback arrangement. 6. The apparatus of claim 5 , wherein the first resistor further comprises a second type of resistor arranged in parallel to the first type of resistor. 7. The apparatus of claim 6 , wherein the second type of resistor comprises one of a poly-type resistor or a diffusion-type resistor. 8. The apparatus of claim 1 , wherein the operational amplifier comprises an inverting terminal, a second resistor coupled between an input voltage and the inverting terminal, a non-inverting terminal to receive a reference voltage, and an output terminal, the first resistor connecting the output terminal to the inverting terminal in a feedback arrangement, the second resistor comprising the first type of resistor. 9. The apparatus of claim 8 , wherein the first resistor comprises a second type of resistor arranged in parallel to the first type of resistor of the first resistor, the second type of resistor of the first resistor comprising one of a poly-type resistor or a diffusion-type resistor. 10. The apparatus of claim 9 , wherein the second resistor comprises the second type of resistor arranged in parallel to the first type of resistor of the second resistor, the second type of resistor of the second resistor comprising one of the poly-type resistor or the diffusion-type resistor. 11. The apparatus of claim 8 , wherein the second resistor comprises a second type of resistor arranged in parallel to the first type of resistor of the second resistor, the second type of resistor of the second resistor comprising one of a poly-type resistor or a diffusion-type resistor. 12. An apparatus, comprising: an operational amplifier; and a first resistor coupled to the operational amplifier, the first resistor comprising a first type of resistor having a plurality of metal wires in respective layers; wherein the plurality of metal wires in a first layer include at least a first segment, a second segment and a third segment; the first segment, the second segment and the third segment are routed in a U shape configuration from a top view; and wherein the plurality of metal wires in second layer include at least a fourth segment coupled with the first segment through a via; the first segment, the via and the fourth segment are routed in a U shape configuration from a side view. 13. The apparatus of claim 12 , wherein the first resistor further comprises a second type of resistor arranged in parallel with the first type of resistor. 14. The apparatus of claim 13 , wherein the second type of resistor comprises a poly-type resistor. 15. The apparatus of claim 13 , wherein the second type of resistor comprises a diffusion-type resistor. 16. The apparatus of claim 12 , wherein the operational amplifier comprises an inverting terminal to receive a current difference, a non-inverting terminal to receive a reference voltage, and an output terminal, the first resistor connecting the output terminal to the inverting terminal in a feedback arrangement. 17. The apparatus of claim 16 , wherein the first resistor further comprises a second type of resistor arranged in parallel to the first type of resistor. 18. The apparatus of claim 17 , wherein the second type of resistor comprises one of a poly-type resistor or a diffusion-type resistor. 19. The apparatus of claim 12 , wherein the operational amplifier comprises an inverting terminal, a second resistor coupled between an input voltage and the inverting terminal, a non-inverting terminal to receive a reference voltage, and an output terminal, the first resistor connecting the output terminal to the inverting terminal in a feedback arrangement, the second resistor comprising the first type of resistor. 20. The apparatus of claim 19 , wherein the first resistor comprises a second type of resistor arranged in parallel to the first type of resistor of the first resistor, the second type of resistor of the first resistor comprising one of a poly-type resistor or a diffusion-type resistor.

Assignees

Inventors

Classifications

  • Resistive arrangements or effects of, or between, wiring layers · CPC title

  • in integrated circuits · CPC title

  • the FBC comprising one or more passive resistors and being coupled between the LC and the IC · CPC title

  • Feedback coupled to the input of the differential amplifier · CPC title

  • the amplifier being designed for audio applications · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9852830B2 cover?
In one embodiment, an apparatus comprising a first resistor, the first resistor comprising a first type of resistor having a plurality of metal wires in respective layers, the plurality of metal wires arranged in series via a plurality of vias.
Who is the assignee on this patent?
Realtek Semiconductor Corp
What technology area does this patent fall under?
Primary CPC classification H01C13/02. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Dec 26 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).