Integrated circuit and semiconductor device including the same

Patent metadata

Field	Value
Publication number	US-9831877-B2
Application number	US-201615211468-A
Country	US
Kind code	B2
Filing date	Jul 15, 2016
Priority date	Sep 24, 2015
Publication date	Nov 28, 2017
Grant date	Nov 28, 2017

Abstract

An integrated circuit (IC) includes a first circuit, a first well and a second circuit. The first circuit is disposed on a substrate and configured to shift a first bit signal between a first voltage logic level and a second logic voltage level. The first well is disposed in a cell on the substrate and biased to a first voltage. The first well is spaced apart from a first edge of the cell. The second well is disposed in the cell and biased to a second voltage. The second well is disposed to contact a second edge of the cell opposite to the first edge. The first circuit includes a plurality of transistors respectively disposed in the first and second wells.

First claim

What is claimed is:

1. An integrated circuit (IC) comprising:
at least one block including a first cell disposed on an edge of the at least one block, wherein the first cell comprises:
a first circuit configured to shift a first bit signal between a first voltage logic level and a second voltage logic level;
a first well biased to a first voltage, wherein the first well is spaced apart from a first edge of the first cell; and
a second well biased to a second voltage, wherein the second well is disposed to contact a second edge of the first cell opposite to the first edge,

wherein the first edge of the first cell contacts the edge of the at least one block,
wherein the first circuit comprises a plurality of transistors respectively disposed in the first and second wells,
wherein the first cell further comprises a termination gate line formed along the first edge, the termination gate line contacting the first edge, and the termination gate line having a width broader than a width of each of gate lines of the plurality of transistors.

2. The IC of claim 1 , wherein a distance between the first well and the first edge is half or more of a distance based on a well-to-well space rule.

3. The IC of claim 1 , wherein the at least one block further comprises a second cell disposed adjacent to the first cell with the second edge as a boundary.

4. The IC of claim 1 , wherein the first cell further comprises a second circuit configured to shift a second bit signal between the first voltage logic level and the second voltage logic level, and the second circuit comprises a plurality of transistors respectively disposed in the first and second wells.

5. The IC of claim 4 , wherein the first cell further comprises:
a third circuit configured to shift a third bit signal between the first voltage logic level and the second voltage logic level; and
a fourth circuit configured to shift a fourth bit signal between the first voltage logic level and the second voltage level logic,
wherein the third and fourth circuits each comprise a plurality of transistors respectively disposed in the first and second wells.

6. The IC of claim 1 , wherein the first cell further comprises:
a first multi-bit circuit configured to shift N number of bit signals between the first voltage logic level and the second voltage logic level, the first multi-bit circuit including the first circuit; and
a second multi-bit circuit configured to shift N number of bit signals between the first voltage logic level and the second voltage logic level,
wherein the first and second multi-bit circuits each comprise a plurality of transistors respectively disposed in the first and second wells, and
wherein N is an integer greater than 2.

7. The IC of claim 1 , wherein a length of the first cell in a first direction parallel to the first and second edges is an integer multiple of a length of a standard cell, based on a semiconductor process of manufacturing the IC, in the first direction.

8. The IC of claim 1 , wherein an area of the second well is determined based on a well proximity effect which occurs in other cells contacting the second edge.

9. An integrated circuit (IC) comprising:
a first circuit disposed on a substrate and configured to shift a first bit signal between a first voltage logic level and a second voltage logic level;
a second circuit disposed on the substrate and configured to shift a second bit signal between the first voltage logic level and the second voltage logic level;
a first well disposed in a cell on the substrate and biased to a first voltage, wherein the first well is spaced apart from a first edge of the cell; and
second and third wells disposed in the cell and biased to a second voltage different from the first voltage,
wherein the second well contacts the first edge and the third well contacts a second edge of the cell opposite to the first edge,
wherein the first and second circuits each comprise at least one of a plurality of transistors disposed in the first well and at least one of a plurality of transistors disposed in the second well, and
wherein the first, second, and third wells each overlap the first and second circuits.

10. The IC of claim 9 , wherein the at least one of a plurality of transistors included in the first or second circuit is not disposed in the third well.

11. The IC of claim 9 , wherein the cell further comprises:
a first multi-bit circuit configured to shift N number of bit signals between the first voltage level logic and the second voltage level logic, the first multi-bit circuit including the first circuit; and
a second multi-bit circuit configured to shift N number of bit signals between the first voltage logic level and the second voltage logic level, the second multi-bit circuit including the second circuit,
wherein the first and second multi-bit circuits each comprise a plurality of transistors respectively disposed in the first and second wells, and
wherein N is an integer greater than 1.

12. The IC of claim 9 , wherein the cell farther comprises:
a third circuit configured to shift a third bit signal between the second voltage logic level and a third voltage logic level;
a fourth circuit configured to shift a fourth bit signal between the second voltage logic level and the third voltage logic level; and
a fourth well disposed in the cell and biased to a third voltage different from the second voltage,
wherein the fourth well is spaced apart from the first edge between the first well and the third well, and
wherein the third and fourth circuits each comprise a plurality of transistors disposed in the third and fourth wells.

13. The IC of claim 12 , wherein the first voltage logic level differs from the third voltage logic level, and the first voltage differs from the third voltage.

14. The IC of claim 12 , wherein the cell further comprises:
a first multi-bit circuit configured to shift N number of bit signals between the first voltage logic level and the second voltage level logic, the first multi-bit circuit including the first and second circuits; and
a second multi-bit circuit configured to shift N number of bit signals between the second voltage logic level and the third voltage level logic, the second multi-bit circuit including the third and fourth circuits,
wherein the first multi-bit circuit comprises a plurality of transistors respectively disposed in the first and second wells,
wherein the second multi-bit circuit comprises a plurality of transistors respectively disposed in the third and fourth wells, and
wherein N is an integer greater than 2.

15. An integrated circuit (IC) comprising a first cell, wherein the first cell comprises:
a voltage level shifter disposed on a substrate and configured to shift a first signal between a first logic level and a second logic level;
a first doped region biased to a first voltage;
a second doped region biased to a second voltage,
wherein a first edge of the first doped region is spaced apart from a first edge of the first cell by a first distance,
wherein a second opposing edge of the first doped region is spaced apart from a second opposing edge of the first cell by a second distance,
wherein the first distance is less than the second distance,
wherein an edge of the second doped region contacts the second edge of the first cell, and
wherein the voltage level shifter comprises a first transistor disposed in the first doped region and a second transistor disposed in the second doped region.

16. The IC of claim 15 , further comprises a second cell disposed adjacent to the first

Assignees

• Samsung Electronics Co Ltd

Inventors

• Lee Dal-Hee
• Seo Jae-Woo

Classifications

• H10D84/85

  Complementary IGFETs, e.g. CMOS · CPC title

• H01L27/0928

  Electricity · mapped topic

• H03K19/0013

  in field effect transistor circuits · CPC title

• H03K19/018521 Primary

  of complementary type, e.g. CMOS · CPC title

• H10D89/10

  Integrated device layouts · CPC title