Ultra linear high voltage resistors

US9825028B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9825028-B2
Application numberUS-201514591087-A
CountryUS
Kind codeB2
Filing dateJan 7, 2015
Priority dateJan 7, 2015
Publication dateNov 21, 2017
Grant dateNov 21, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Some embodiments include a resistor that may be used in audio conversion for an ADC. The resistor may be made up of an n-well as well as a p-well polysilicons. The n-well and p-well polysilicons may include a shallow trench isolator. The n-well and p-well components may be in series with other n-well or p-well components respectively. Similarly, multiple n-well components which are in series, may be in parallel with multiple p-well components.

First claim

Opening claim text (preview).

What is claimed is: 1. A resistor comprising: a poly resistor on n-well connected to a first shallow trench isolator, wherein the poly resistor on the n-well is configured to be biased at a positive voltage compared to an average voltage over a resistor stack; and a poly resistor on p-well connected in parallel to a second shallow trench isolator, wherein the poly resistor on the p-well is configured to be biased at a negative voltage compared to the average voltage over the resistor stack. 2. The resistor of claim 1 , wherein the resistor creates a linear voltage output. 3. The resistor of claim 1 , wherein a resistor circuit is made up of three poly resistors on n-well connected in series in parallel with three poly resistors on p-well connected in series. 4. The resistor of claim 1 , wherein the resistor is made using a poly-Silicon substrate. 5. The resistor of claim 1 , wherein the resistor is used in an audio sigma delta conversion process. 6. The resistor of claim 1 , wherein a resistor circuit is made up of two poly resistors on n-well connected in series in parallel with two poly resistors on p-well connected in series. 7. The resistor of claim 1 , wherein the resistor is connected to a low-latency analog to digital converter. 8. The resistor of claim 1 , wherein the width of the resistor is at least 10 um. 9. The resistor of claim 1 , wherein the poly resistor on n-well is biased at the top of the resistor, and the poly resistor on p-well is biased at the top of the resistor. 10. An audio system comprising: an analog-to-digital converter (ADC); a resistor connected to the ADC requiring and comprising: a poly resistor on n-well connected to a first shallow trench isolator, wherein the poly resistor on the n-well is configured to be biased at a positive voltage compared to an average voltage over a resistor stack, and a poly resistor on p-well connected in parallel to a second shallow trench isolator, wherein the poly resistor on the p-well is configured to be biased at a negative voltage compared to the average voltage over the resistor stack; and a digital amplifier connected to the ADC. 11. The audio system of claim 10 , wherein the resistor creates a linear voltage output. 12. The audio system of claim 10 , wherein a resistor circuit is made up of three poly resistors on n-well connected in series in parallel with three poly resistors on p-well connected in series. 13. The audio system of claim 10 , wherein a resistor circuit is made up of two poly resistors on n-well connected in series in parallel with two poly resistors on p-well connected in series. 14. An analog-to-digital converter comprising: a low-latency analog-to-digital converter (LL-ADC), wherein the LL-ADC outputs current into a resistor requiring and comprising: a poly resistor on n-well connected to a first shallow trench isolator, wherein the poly resistor on the n-well is configured to be biased at a positive voltage compared to an average voltage over a resistor stack; and a poly resistor on p-well connected in parallel to a second shallow trench isolator, wherein the poly resistor on the p-well is biased at a negative voltage compared to the average voltage over the resistor stack. 15. The analog-to-digital converter of claim 14 , wherein the LL-ADC is configured using low voltage components. 16. The analog-to-digital converter of claim 14 , wherein a resistor circuit is made up of three poly resistors on n-well connected in series in parallel with three poly resistors on p-well connected in series.

Assignees

Inventors

Classifications

  • of harmonic distortion (H03M1/0617 takes precedence) · CPC title

  • Electricity · mapped topic

  • Analogue/digital converters ({H03M1/001 – } H03M1/10 take precedence) · CPC title

  • Electricity · mapped topic

  • Resistors having no potential barriers · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9825028B2 cover?
Some embodiments include a resistor that may be used in audio conversion for an ADC. The resistor may be made up of an n-well as well as a p-well polysilicons. The n-well and p-well polysilicons may include a shallow trench isolator. The n-well and p-well components may be in series with other n-well or p-well components respectively. Similarly, multiple n-well components which are in series, m…
Who is the assignee on this patent?
Nxp Bv
What technology area does this patent fall under?
Primary CPC classification H01L27/0802. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Nov 21 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).