Chip-on-film package and device assembly including the same

US9818732B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9818732-B2
Application numberUS-201514867806-A
CountryUS
Kind codeB2
Filing dateSep 28, 2015
Priority dateMay 3, 2012
Publication dateNov 14, 2017
Grant dateNov 14, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Chip-on-film packages and device assemblies including the same may be provided. The device assembly includes a film package including a semiconductor chip, a panel substrate connected to one end of the film package, a display panel disposed on the panel substrate, and a controlling part connected to another end of the film package. The film package includes a film substrate, a first wire disposed on a top surface of the film substrate, and a second wire disposed on a bottom surface of the film substrate.

First claim

Opening claim text (preview).

What is claimed is: 1. A device assembly comprising: a film package including, a film substrate having a first surface and a second surface, the first surface being opposite to the second surface, a first wire on the first surface of the film substrate, the first wire including a first portion located at one end of the film substrate and a second portion spaced apart from the first portion to expose a portion of the film substrate, a second wire on the second surface of the film substrate, a through-wire penetrating the film substrate, the through-wire connecting the first portion of the first wire to the second wire, and a semiconductor chip on the second surface of the film substrate; a panel substrate on the first surface of the film substrate, the panel substrate connected to the first portion of the first wire; and a display panel on the panel substrate, wherein the first portion of the first wire is on the panel substrate. 2. The device assembly of claim 1 , wherein the semiconductor chip is electrically connected to the second wire. 3. The device assembly of claim 1 , further comprising: a controlling part on the second surface of the film substrate and connected to another end of the film package, wherein the semiconductor chip and the controlling part are electrically connected to each other through the second wire. 4. The device assembly of claim 3 , wherein the controlling part includes at least one of a circuit substrate and an electric component electrically connected to the circuit substrate, wherein the circuit substrate includes a printed circuit board (PCB) or a flexible printed circuit board (FPCB). 5. The device assembly of claim 1 , wherein at least one of the panel substrate and the film substrate has flexibility. 6. The device assembly of claim 1 , wherein the display panel includes an organic light emitting device or a liquid crystal panel. 7. The device assembly of claim 1 , further comprising: a touch panel on the display panel; and a touch panel driver connected to one end of the touch panel. 8. A device assembly comprising: a film substrate having a first surface and a second surface, the first surface being opposite to the second surface; a first wire on the first surface of the film substrate, the first wire including a first portion located at one end of the film substrate and a second portion spaced apart from the first portion to expose a portion of the film substrate; a second wire on the second surface of the film substrate; a through-wire penetrating the film substrate, the through-wire connecting the first portion of the first wire to the second wire; a display panel on the first wire of the film substrate; a semiconductor chip on the second wire of the film substrate; and an electric component on the second wire of the film substrate, wherein the first portion of the first wire is on the display panel. 9. The device assembly of claim 8 , wherein the display panel and the semiconductor chip are electrically connected to each other. 10. The device assembly of claim 8 , wherein the display panel is electrically connected to the first wire, and the semiconductor chip is electrically connected to the second wire. 11. The device assembly of claim 8 , wherein the semiconductor chip and the electric component are electrically connected to each other through the second wire. 12. The device assembly of claim 8 , further comprising: a panel substrate between the display panel and the first surface of the film substrate, wherein the panel substrate is connected to the first portion of the first wire. 13. The device assembly of claim 8 , wherein the film substrate has flexibility.

Assignees

Inventors

Classifications

  • Package configurations · CPC title

  • Through-vias · CPC title

  • H10W70/688Primary

    Flexible insulating substrates · CPC title

  • H10W70/60Primary

    Insulating or insulated package substrates; Interposers; Redistribution layers (leadframes H10W70/40) · CPC title

  • Electricity · mapped topic

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9818732B2 cover?
Chip-on-film packages and device assemblies including the same may be provided. The device assembly includes a film package including a semiconductor chip, a panel substrate connected to one end of the film package, a display panel disposed on the panel substrate, and a controlling part connected to another end of the film package. The film package includes a film substrate, a first wire dispos…
Who is the assignee on this patent?
Jung Jae-Min, Han Sang-Uk, Lee Kwanjai, and 3 more
What technology area does this patent fall under?
Primary CPC classification H10W70/688. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Nov 14 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).