Integrated RF MEMS on ATE loadboards for smart self RF matching

US9806714B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9806714-B2
Application numberUS-201414149720-A
CountryUS
Kind codeB2
Filing dateJan 7, 2014
Priority dateJan 7, 2014
Publication dateOct 31, 2017
Grant dateOct 31, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

In a testing device, a method for implementing automatic RF port testing. The method includes attaching a device under test having a plurality of RF pins to a load board, dynamically tuning a plurality of RF ports of the load board to the plurality of RF pins, and automatically matching the plurality of RF ports to the plurality of RF pins with respect to impedance. The method further includes implementing an RF port testing process on the device under test.

First claim

Opening claim text (preview).

What is claimed is: 1. A method for implementing automatic RF port testing in an automated testing equipment, the method comprising: subsequent to a device under test being coupled to a load board of the automated testing equipment, dynamically tuning impedance at a plurality of RF ports of the load board to a plurality of RF pins of the device under test through an impedance matching device, wherein the impedance matching device is an integral component of the load board; automatically matching the plurality of RF ports to the plurality of RF pins with respect to impedance; and implementing an RF port testing process on the device under test. 2. The method of claim 1 further comprising testing a plurality of RF electronics devices simultaneously through the load board. 3. The method of claim 1 , wherein the impedance matching device comprises an RF MEMs impedance matching device. 4. The method of claim 1 , wherein the dynamically tuning at the plurality of RF ports is software controlled and configured. 5. The method of claim 3 , wherein the impedance matching device comprises a tunable impedance matching circuit. 6. The method of claim 1 , wherein the impedance matching device comprises programmable capacitive elements implemented in a CMOS RF MEMs impedance matching structure. 7. A non-transitory computer readable memory having computer readable code which when executed by a processor causes the processor to implement a method for implementing automatic RF port testing, the method comprising: after a device under test is coupled to a load board of an automated testing equipment, dynamically tuning impedance at a plurality of RF ports of the load board to a plurality of RF pins of the device under test through an impedance matching device that is an integral component of the load board; automatically matching the plurality of RF ports to the plurality of RF pins with respect to impedance; and implementing an RF port testing process on the device under test. 8. The non-transitory computer readable memory of claim 7 , wherein the method further comprises testing a plurality of RF electronics devices simultaneously. 9. The non-transitory computer readable memory of claim 7 , wherein the impedance matching device comprises an RF MEMs impedance matching device. 10. The non-transitory computer readable memory of claim 7 , wherein the dynamically tuning at the plurality of RF ports is software controlled and configured. 11. The non-transitory computer readable memory of claim 7 , wherein the impedance matching device comprises a tunable impedance matching circuit. 12. The non-transitory computer readable memory of claim 7 , wherein the impedance matching device comprises programmable capacitive elements implemented in a CMOS RF MEMs impedance matching structure. 13. An automated test system comprising: an RF measurement device; a load board comprising: a plurality of RF ports configured to couple a device under test with the automated test equipment through a plurality of RF pins of the device under test: an impedance matching device coupled to the plurality of RF ports; a processor coupled to the load board; and memory coupled to the processor and comprising instructions that, when executed by the processor, cause the automated test system to implement a method of: dynamically tuning the impedance matching device to automatically match impedance at the plurality of RF ports to the plurality of RF pins; and implementing an RF port testing process on the device under test. 14. The automated test system of claim 13 , wherein the RF measurement device comprises a Vector network analyzer (VNA). 15. The automated test system of claim 13 , wherein the method further comprises testing a plurality of RF electronics devices simultaneously. 16. The automated test system of claim 13 , wherein the impedance matching device comprises an RF MEMs impedance matching device. 17. The automated test system of claim 16 wherein the RF MEMs impedance matching device comprises a tunable impedance matching circuit. 18. The automated test system of claim 16 wherein RF MEMs impedance matching device comprises programmable capacitive elements implemented in a CMOS RF MEMs impedance matching structure.

Assignees

Inventors

Classifications

  • of microwave or radiofrequency circuits (of attenuation, gain, e.g. using network analyzers G01R27/28) · CPC title

  • Automated test systems [ATE]; using microprocessors or computers (G01R31/317 takes precedence; ATE for detection of defective computer hardware G06F11/2736) · CPC title

  • Modifications of input or output impedance · CPC title

  • G01R31/00Primary

    Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere ({measuring superconductive properties G01R33/1238;} testing line transmission systems H04B3/46; testing or measuring semiconductors or solid state devices during manufacture {H10P74/00}) · CPC title

  • Arrangements for measuring frequencies; Arrangements for analysing frequency spectra · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9806714B2 cover?
In a testing device, a method for implementing automatic RF port testing. The method includes attaching a device under test having a plurality of RF pins to a load board, dynamically tuning a plurality of RF ports of the load board to the plurality of RF pins, and automatically matching the plurality of RF ports to the plurality of RF pins with respect to impedance. The method further includes …
Who is the assignee on this patent?
Advantest Corp
What technology area does this patent fall under?
Primary CPC classification H03K19/0005. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Oct 31 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).