Inverted 45° mirror for photonic integrated circuits

US9791641B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9791641-B2
Application numberUS-201514884430-A
CountryUS
Kind codeB2
Filing dateOct 15, 2015
Priority dateJun 28, 2012
Publication dateOct 17, 2017
Grant dateOct 17, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Inverted 45° semiconductor mirrors as vertical optical couplers for PIC chips, particularly optical receivers and transmitters. An inverted 45° semiconductor mirror functions to couple light between a plane in the PIC chip defined by thin film layers and a direction normal to a top surface of the PIC chip where it may be generated or collected by an off-chip component, such as a wire terminal. In an exemplary embodiment, a (110) plane of a cubic crystalline semiconductor may provide a 45° facet inverted relative to a (100) surface of the semiconductor from which light is to be emitted. In further embodiments, a (110) plane may be exposed by undercutting a device layer of a semiconductor on insulator (SOI) substrate. Alternatively, a pre-etched substrate surface may be bonded to a handling wafer, thinned, and then utilized for PIC waveguide formation.

First claim

Opening claim text (preview).

What is claimed is: 1. A photonic integrated circuit (PIC), comprising: a {100} crystalline device layer disposed over a substrate; a thin film dielectric layer disposed over the {110} crystal plane; and an optical waveguide formed in the device layer, wherein the {110} crystal plane of the device layer forms an end facet optically coupled to the optical waveguide and oriented 45° with respect to a top surface of the substrate, and further wherein the device layer with the end facet and portions of the device layer opposite the end facet being in direct contact with the optical waveguide form a bridge over a void located over the substrate and beneath the dielectric layer. 2. The PIC of claim 1 , wherein the substrate is crystalline silicon, the device layer is crystalline silicon, and the dielectric layer comprises silica. 3. A method of forming a mirror in a photonic integrated circuit (PIC), the method comprising: performing an etch of a crystalline semiconductor substrate to form a facet oriented 45° from a top surface of the substrate; bonding the top surface of the substrate to a handle wafer; and forming, in the substrate, an optical waveguide that is optically coupled with the facet. 4. The method of claim 3 , further comprising oxidizing the top surface of the substrate and the facet prior to the bonding. 5. The method of claim 3 , wherein forming the optical waveguide further comprises: thinning the substrate to form an device layer; and etching a portion of the device layer to define the waveguide. 6. A mobile computing platform comprising: a processor; a memory; a display; and an photonic integrated circuit (PIC) chip comprising a {100} crystalline device layer disposed over a substrate, a thin film dielectric layer disposed over the {110} crystal plane, and an optical waveguide formed in the device layer, wherein the {110} crystal plane of the device layer forms an end facet optically coupled to the optical waveguide and oriented 45° with respect to a top surface of the substrate, and further wherein the device layer with the end facet and portions of the device layer opposite the end facet being in direct contact with the optical waveguide form a bridge over a void located over the substrate and beneath the dielectric layer. 7. The computing platform of claim 6 , wherein the PIC chip further comprises a laser optically coupled to the end facet. 8. The computing platform of claim 6 , wherein a {110} crystal plane of the device layer forms the end facet.

Assignees

Inventors

Classifications

  • using non-reciprocal elements or birefringent plates, i.e. quasi-isolators (optical isolators per se G02F1/093, G02F1/0955) · CPC title

  • by etching · CPC title

  • Chemical etching · CPC title

  • Mirror; Reflectors or the like · CPC title

  • Basic optical elements, e.g. light-guiding paths · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9791641B2 cover?
Inverted 45° semiconductor mirrors as vertical optical couplers for PIC chips, particularly optical receivers and transmitters. An inverted 45° semiconductor mirror functions to couple light between a plane in the PIC chip defined by thin film layers and a direction normal to a top surface of the PIC chip where it may be generated or collected by an off-chip component, such as a wire terminal. …
Who is the assignee on this patent?
Heck John, Rong Haisheng, Intel Corp
What technology area does this patent fall under?
Primary CPC classification G02B6/4214. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Oct 17 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).