Semiconductor device and method of manufacturing the same

US9754949B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9754949-B2
Application numberUS-201615242489-A
CountryUS
Kind codeB2
Filing dateAug 20, 2016
Priority dateAug 24, 2015
Publication dateSep 5, 2017
Grant dateSep 5, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An insulating film made of the same material as that of a gate insulating film is formed so as to cover one sidewall of a control gate on a conducting film for floating gate. By selectively removing the conducting film for floating gate with the insulating film as a mask, a floating gate is formed from the conducting film for floating gate, and a portion of the gate insulating film is exposed at the floating gate. A nitrogen introduced portion is formed by introducing nitrogen into the exposed portion of the gate insulating film. Then, the insulating film is removed to expose an upper surface of a lateral protrusion of the floating gate. An erase gate is formed so as to face the upper surface and a side surface of the lateral protrusion.

First claim

Opening claim text (preview).

What is claimed is: 1. A method of manufacturing a semiconductor device, comprising the steps of: forming a gate insulating film on a main surface of a semiconductor substrate; forming a conducting film for floating gate on the gate insulating film; forming a control gate on the conducting film for floating gate with a first insulating film interposed therebetween; forming a first sidewall insulating film made of the same material as that of the gate insulating film, so as to cover one sidewall of the control gate on the conducting film for floating gate; by selectively removing the conducting film for floating gate with the first sidewall insulating film as a mask, forming a floating gate from the conducting film for floating gate, and exposing a portion of the gate insulating film at the floating gate; forming a first nitrogen introduced portion by introducing nitrogen into the exposed portion of the gate insulating film; after forming the first nitrogen introduced portion, removing the first sidewall insulating film to expose an upper surface of a lateral protrusion of the floating gate protruding laterally from a region immediately below the control gate; and forming an erase gate so as to face the upper surface and a side surface of the lateral protrusion. 2. The method of manufacturing a semiconductor device according to claim 1 , further comprising the step of, after removing the first sidewall insulating film, removing the first nitrogen introduced portion by anisotropic etching until the main surface of the semiconductor substrate is exposed. 3. The method of manufacturing a semiconductor device according to claim 1 , further comprising the steps of: after exposing an upper surface of the floating gate, forming a second insulating film so as to cover the floating gate, the control gate and the first nitrogen introduced portion; after forming the second insulating film, forming a source region by implanting an impurity into the semiconductor substrate; and after forming the source region, forming a partial nitrogen introduced portion by introducing nitrogen into the second insulating film located on the side surface of the lateral protrusion of the floating gate. 4. The method of manufacturing a semiconductor device according to claim 3 , further comprising the step of removing a portion of the second insulating film other than the partial nitrogen introduced portion. 5. The method of manufacturing a semiconductor device according to claim 4 , further comprising the step of, after removing the portion of the second insulating film other than the partial nitrogen introduced portion, removing the partial nitrogen introduced portion and the first nitrogen introduced portion. 6. The method of manufacturing a semiconductor device according to claim 1 , further comprising the step of, after forming the control gate and before forming the first sidewall insulating film, forming a second nitrogen introduced portion by introducing nitrogen into a portion of the gate insulating film exposed at the conducting film for floating gate at the other sidewall side of the control gate. 7. The method of manufacturing a semiconductor device according to claim 1 , wherein the step of forming the erase gate includes the step of forming a select gate across the floating gate from the erase gate.

Assignees

Inventors

Classifications

  • Electricity · mapped topic

  • Electricity · mapped topic

  • comprising conductor-insulator-conductor-insulator-semiconductor structures · CPC title

  • having at least one additional gate other than the floating gate and the control gate, e.g. program gate, erase gate or select gate · CPC title

  • with a cell select transistor, e.g. NAND · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9754949B2 cover?
An insulating film made of the same material as that of a gate insulating film is formed so as to cover one sidewall of a control gate on a conducting film for floating gate. By selectively removing the conducting film for floating gate with the insulating film as a mask, a floating gate is formed from the conducting film for floating gate, and a portion of the gate insulating film is exposed a…
Who is the assignee on this patent?
Renesas Electronics Corp
What technology area does this patent fall under?
Primary CPC classification H01L27/11521. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Sep 05 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).