Semiconductor device with integrated mirror and method of producing a semiconductor device with integrated mirror

US9753218B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9753218-B2
Application numberUS-201415101406-A
CountryUS
Kind codeB2
Filing dateNov 17, 2014
Priority dateDec 3, 2013
Publication dateSep 5, 2017
Grant dateSep 5, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The semiconductor device comprises a substrate ( 1 ) of semiconductor material, a dielectric layer ( 2 ) above the substrate, a waveguide ( 3 ) arranged in the dielectric layer, and a mirror region ( 4 ) arranged on a surface of a mirror support ( 5 ) integrated on the substrate. A mirror is thus formed facing the waveguide. The surface of the mirror support and hence the mirror are inclined with respect to the waveguide.

First claim

Opening claim text (preview).

The invention claimed is: 1. A semiconductor device, comprising: a substrate of semiconductor material; a dielectric layer above the substrate; a waveguide arranged in the dielectric layer; a mirror support arranged level with the waveguide, the mirror support comprising a surface that is inclined with respect to the waveguide; the mirror support being a high-density plasma deposited oxide; and a mirror region being arranged on the surface of the mirror support, the mirror region forming a mirror facing the waveguide and being inclined with respect to the waveguide, wherein the waveguide extends in a plane, and the surface of the mirror support is inclined with respect to the plane by an angle of inclination between 40° and 50°, wherein the mirror region is a filling of an opening of the dielectric layer, and is located between the dielectric layer and the mirror support, wherein the filling comprises a higher index of refraction than the mirror support, wherein the mirror support is a silicon oxide, and wherein the filling is silicon. 2. The semiconductor device of claim 1 , wherein the mirror region is a mirror layer arranged conformal with the surface of the mirror support. 3. The semiconductor device of claim 2 , wherein the mirror layer is gold, silver, copper, aluminum or TiN. 4. The semiconductor device of claim 1 , further comprising: a further surface of the mirror support, the mirror region forming a further mirror on the further surface, the mirror support being arranged between parts of the waveguide facing the mirror and the further mirror, respectively. 5. The semiconductor device of claim 4 , wherein the surface and the further surface of the mirror support are planar and form an angle between 80° and 100°. 6. A method of producing a semiconductor device, comprising: arranging a waveguide in a dielectric layer on a substrate of semiconductor material; forming an opening in the dielectric layer; forming a mirror support in the opening, the mirror support comprising a surface that is inclined with respect to the waveguide; and arranging a mirror region on the surface of the mirror support, thus forming a mirror, wherein the waveguide extends in a plane, and the surface of the mirror support is inclined with respect to the plane by an angle of inclination between 40° and 50°, wherein the mirror support is formed by a high-density plasma deposition of silicon oxide, and wherein after forming the mirror support, the mirror region is formed by an epitaxial growth of silicon, thus covering the inclined surface of the mirror support and filling the opening. 7. The method according to claim 6 , wherein a thinned layer portion of the dielectric layer is left in the opening, and the mirror support is formed on surfaces of the thinned layer portion. 8. The method according to claim 7 , wherein a recess is formed in the substrate adjacent to the thinned layer portion of the dielectric layer, and the mirror support is partially arranged within the recess. 9. The method according to claim 6 , further comprising: forming a sacrificial layer after forming the mirror support, the sacrificial layer not covering an area provided for the mirror region; forming the mirror region as a mirror layer; applying a reflective layer on the sacrificial layer and on the area provided for the mirror region; and removing the sacrificial layer, the mirror layer thus being formed by a remaining portion of the reflective layer. 10. A method of producing a semiconductor device, comprising: arranging a waveguide in a dielectric layer on a substrate of semiconductor material; forming an opening in the dielectric layer; forming a mirror support in the opening, the mirror support comprising a surface that is inclined with respect to the waveguide; and arranging a mirror region on the surface of the mirror support, thus forming a mirror, wherein the waveguide extends in a plane, and the surface of the mirror support is inclined with respect to the plane by an angle of inclination between 40° and 50°, wherein the mirror support is formed by a high-density plasma deposition of silicon oxide, and wherein after forming the mirror support, the mirror region is formed by a deposition of polysilicon on the surface of the mirror support, thus filling the opening. 11. The method according to claim 10 , wherein a thinned layer portion of the dielectric layer is left in the opening, and the mirror support is formed on surfaces of the thinned layer portion. 12. The method according to claim 11 , wherein a recess is formed in the substrate adjacent to the thinned layer portion of the dielectric layer, and the mirror support is partially arranged within the recess. 13. The method according to claim 10 , further comprising: forming a sacrificial layer after forming the mirror support, the sacrificial layer not covering an area provided for the mirror region; forming the mirror region as a mirror layer; applying a reflective layer on the sacrificial layer and on the area provided for the mirror region; and removing the sacrificial layer, the mirror layer thus being formed by a remaining portion of the reflective layer.

Assignees

Inventors

Classifications

  • G02B6/122Primary

    Basic optical elements, e.g. light-guiding paths · CPC title

  • Combinations of two or more optical elements · CPC title

  • Mirror; Reflectors or the like · CPC title

  • G02B6/4214Primary

    the intermediate optical element having redirecting reflective means, e.g. mirrors, prisms for deflecting the radiation from horizontal to down- or upward direction toward a device (G02B6/4246 takes precedence) · CPC title

  • Arrangements comprising a plurality of opto-electronic elements and associated optical interconnections · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9753218B2 cover?
The semiconductor device comprises a substrate ( 1 ) of semiconductor material, a dielectric layer ( 2 ) above the substrate, a waveguide ( 3 ) arranged in the dielectric layer, and a mirror region ( 4 ) arranged on a surface of a mirror support ( 5 ) integrated on the substrate. A mirror is thus formed facing the waveguide. The surface of the mirror support and hence the mirror are inclined wi…
Who is the assignee on this patent?
Ams Ag
What technology area does this patent fall under?
Primary CPC classification G02B6/122. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Sep 05 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).