Packages Having Integrated Devices and Methods of Forming Same
US-2016056100-A1 · Feb 25, 2016 · US
US9748227B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9748227-B2 |
| Application number | US-201615057588-A |
| Country | US |
| Kind code | B2 |
| Filing date | Mar 1, 2016 |
| Priority date | Jul 15, 2015 |
| Publication date | Aug 29, 2017 |
| Grant date | Aug 29, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
In some embodiments, a system may include an integrated circuit. The integrated circuit may include a substrate including a first surface, a second surface substantially opposite of the first surface, and a first set of electrical conductors coupled to the first surface. The first set of electrical conductors may function to electrically connect the integrated circuit to a circuit board. The integrated circuit may include a semiconductor die coupled to the second surface of the substrate using a second set of electrical conductors. The integrated circuit may include a passive device dimensioned to be integrated with the integrated circuit. The passive device may be positioned between the second surface and at least one of the first set of electrical conductors. The die may be electrically connected to a second side of the passive device. A first side of the passive device may be available to be electrically connected to a second device.
Opening claim text (preview).
What is claimed is: 1. An integrated circuit, comprising: a substrate including a first surface, a second surface substantially opposite of the first surface, and a first set of electrical conductors coupled to the first surface configured to electrically connect the integrated circuit to a circuit board; a semiconductor die coupled to the second surface of the substrate using a second set of electrical conductors; and a passive device dimensioned to be integrated with the integrated circuit, wherein the passive device is positioned between the first surface and at least one of the first set of electrical conductors, such that the first surface and the at least one of the first set of electrical conductor directly contact the passive device. 2. The integrated circuit of claim 1 , wherein the passive device is coupled to the first surface of the substrate. 3. The integrated circuit of claim 1 , wherein the passive device is incapable of controlling current by means of another electrical signal. 4. The integrated circuit of claim 1 , wherein the passive device comprises a capacitor or an inductor. 5. The integrated circuit of claim 1 , wherein the passive device comprises a multilayer capacitor. 6. The integrated circuit of claim 1 , wherein the substrate further include conductors to connect the second surface of the substrate to the first surface of the substrate and devices coupled to the first and second surfaces. 7. The integrated circuit of claim 1 , wherein the passive device comprises a thin film inductor. 8. A method of manufacturing an integrated circuit, comprising: coupling a first set of electrical conductors to a first surface of a substrate, wherein the first set of electrical conductors electrically connect the integrated circuit to a circuit board, and wherein the substrate includes a second surface substantially opposite of the first surface; coupling a semiconductor die to the second surface of the substrate using a second set of electrical conductors; integrating a passive device with the integrated circuit, wherein the passive device is positioned between the first surface and at least one of the first set of electrical conductors, such that the first surface and the at least one of the first set of electrical conductors directly contact the passive device. 9. The method of claim 8 , wherein the passive device is incapable of controlling current by means of another electrical signal. 10. The method of claim 8 , wherein the passive device comprises a capacitor or an inductor. 11. The method of claim 8 , wherein the passive device comprises a multilayer capacitor.
Manufacture or treatment · CPC title
the encapsulations exposing the passive side of the semiconductor body · CPC title
on encapsulations · CPC title
Dispositions, e.g. layouts · CPC title
Package configurations · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.