Semiconductor package having multiple substrates
US-2024395683-A1 · Nov 28, 2024 · US
US9735075B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9735075-B2 |
| Application number | US-201414516010-A |
| Country | US |
| Kind code | B2 |
| Filing date | Oct 16, 2014 |
| Priority date | Sep 3, 2014 |
| Publication date | Aug 15, 2017 |
| Grant date | Aug 15, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An electronic module is provided, including an electronic element and a strengthening layer formed on a side surface of the electronic element but not formed on an active surface of the electronic element so as to strengthen the structure of the electronic module. Therefore, the electronic element is prevented from being damaged when the electronic module is picked and placed.
Opening claim text (preview).
What is claimed is: 1. An electronic module, comprising: an electronic element having an active surface with a plurality of electrode pads, an inactive surface opposite to the active surface, and a side surface connecting the active and inactive surfaces; a passivation layer formed on the active surface with the electrode pads exposed from the passivation layer; a strengthening layer formed on the side surface of the electronic element and being free from being formed on the passivation layer on the active surface of the electronic element; and an RDL structure formed on and in direct contact with the strengthening layer and the passivation layer on the active surface of the electronic element and electrically connected to the electrode pads of the electronic element. 2. The module of claim 1 , wherein the electronic element is bonded to a packaging substrate via the active surface thereof. 3. The module of claim 1 , wherein the strengthening layer is further formed on the inactive surface of the electronic element. 4. The module of claim 1 , wherein the strengthening layer is formed around the side surface of the electronic element. 5. The module of claim 1 , wherein the strengthening layer is made of an insulating material. 6. The module of claim 1 , further comprising a separation portion formed on the strengthening layer on the side surface of the electronic element in a manner that the strengthening layer is sandwiched between the side surface of the electronic element and the separation portion. 7. The module of claim 6 , wherein the separation portion has a width less than 1 mm. 8. The module of claim 6 , wherein the RDL structure is further formed on the separation portion. 9. The module of claim 1 , further comprising a plurality of conductive elements formed on the RDL structure and electrically connected to the electrode pads of the electronic element.
the encapsulations exposing the passive side of the semiconductor body · CPC title
using temporary auxiliary substrates (H10W74/017 takes precedence) · CPC title
using batch processing · CPC title
on encapsulations · CPC title
Dispositions, e.g. layouts · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.