Mechanism To Enhance PCIe Generation Switching
US-2024427710-A1 · Dec 26, 2024 · US
US9734106B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9734106-B2 |
| Application number | US-201414289793-A |
| Country | US |
| Kind code | B2 |
| Filing date | May 29, 2014 |
| Priority date | May 31, 2013 |
| Publication date | Aug 15, 2017 |
| Grant date | Aug 15, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
In accordance with embodiments of the present disclosure, an interface for an information handling system comprising a connector, wherein the connector comprises a legacy portion and an expanded portion. The legacy portion may comprise a plurality of signal pins defining a first set of lanes of communication between the information handling system and an information handling resource coupled to the connector. The expanded portion comprising a plurality of signal pins defining a second set of lanes of communication between the information handling system and an information handling resource coupled to the expanded portion.
Opening claim text (preview).
What is claimed is: 1. An interface for an information handling system comprising a connector, wherein the connector comprises: a legacy portion comprising a first receptacle having a plurality of signal pins defining a first set of lanes of communication between the information handling system and an information handling resource coupled to the connector; and an expanded portion comprising a second receptacle having a plurality of signal pins defining a second set of lanes of communication between the information handling system and an information handling resource coupled to the expanded portion; wherein the legacy portion and the expanded portion are configured such that: when an information handling resource is coupled to the connector such that the first receptacle is occupied with a corresponding connector of the information handling resource and the second receptacle is unoccupied, the connector enables communication between the information handling system and the information handling resource via one or more lanes comprising the first set of lanes; and when an information handling resource is coupled to the connector such that the first receptacle and the second receptacle are occupied with the connector of the information handling resource, the connector enables communication between the information handling system and the information handling resource via eight lanes comprising the first set of lanes comprising six lanes and the second set of lanes comprising two lanes. 2. The interface of claim 1 , wherein the legacy portion has a structure substantially similar to an existing connector having a set of lanes equal in number to the first set of lanes. 3. The interface of claim 1 , wherein the legacy portion has a structure substantially similar to an SFF-8639 or an SFF-9639 connector. 4. The interface of claim 1 , wherein each of the six lanes in the first set of lanes and each of the two lanes in the second set of lanes are configured to communicate via communication standard selected from a Peripheral Components Internet Express (PCIe) and a Serial Attached SCSI (SAS). 5. The interface of claim 1 , wherein each lane comprising the first set of lanes and the second set of lanes comprises a differential bidirectional communication lane. 6. The interface of claim 1 , wherein each of the six lanes comprising the first set of lanes and each of the two lanes comprising the second set of lanes is configured to communicate via the SAS standard. 7. The interface of claim 6 , wherein each of the six lanes comprising the first set of lanes and each of the two lanes comprising the second set of lanes is configured to communicate via PCIe. 8. The interface of claim 1 , wherein one or more lanes comprising the first set of lanes and the second set of lanes are capable of being shared between a first communication standard and a second communication standard. 9. The interface of claim 8 , wherein each of the first communication standard and the second communication standard may comprise Peripheral Component Interconnect Express, Serial Attached Small Computer System Interface, Universal Serial Bus, and Serial Advanced Technology Attachment, wherein the first communication standard and a second communication standard are different. 10. A method for transferring data, comprising: coupling a connector to a controller, the connector comprising a legacy portion comprising a first receptacle having a plurality of signal pins defining a first set of lanes of communication between an information handling system and an information handling resource coupled to the connector and an expanded portion comprising a second receptacle having a plurality of signal pins defining a second set of lanes of communication between the information handling system and an information handling resource coupled to the expanded portion, wherein the controller controls the first set of lanes and the second set of lanes; communicating data between the information handling system and an information handling resource via six lanes comprising the first set of lanes when the information handling resource is coupled to the connector such that the first receptacle is occupied by the connector and the second receptacle is unoccupied; and communicating data between the information handling system and an information handling resource via two lanes comprising the first set of lanes and the second set of lanes when the information handling resource is coupled to the connector such that the first receptacle and the second receptacle occupy the connector of the information handling resource. 11. The method of claim 10 , wherein the legacy portion has a structure substantially similar to an existing connector having a set of lanes equal in number to the first set of lanes. 12. The method of claim 10 , wherein the legacy portion has a structure substantially similar to an SFF-8639 or an SFF-9639 connector. 13. The method of claim 10 , wherein the six lanes in the first set and the two lanes in second set are all configured to communicate via a Peripheral Component Interconnect Express (PCIe) standard. 14. The method of claim 10 , wherein the six lanes in the first set and the two lanes in the second set are all configured to communicate via a Serial Attached SCSI. 15. The method of claim 10 , wherein each lane comprising the first set of lanes and the second set of lanes comprises a differential bidirectional communication lane. 16. The method of claim 10 , wherein the controller is configured to communicate data via a first portion of the one or more lanes via a first communication standard and via a second portion of the one or more lanes via a second communication standard. 17. The method of claim 16 , wherein the single communication standard comprises one of Peripheral Component Interconnect Express, Serial Attached Small Computer System Interface, wherein the single communication standard comprises one of Peripheral Component Interconnect Express, Serial Attached Small Computer System Interface, Universal Serial Bus, and Serial Advanced Technology Attachment Serial Bus, and Serial Advanced Technology Attachment. 18. The method of claim 10 , wherein the controller is configured to select between a first communication standard and a second communication standard for communicating data via at least one of the one or more lanes comprising the first set of lanes and the second set of lanes. 19. The method of claim 18 , wherein each of the first communication standard and the second communication standard may comprise Peripheral Component Interconnect Express, Serial Attached Small Computer System Interface, Universal Serial Bus, and Serial Advanced Technology Attachment, wherein the first communication standard and a second communication standard are different.
for adaptation of a particular data processing system to different peripheral devices · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.