Silicone multilayer insulation for electric cable
US-10134505-B2 · Nov 20, 2018 · US
US9728300B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9728300-B2 |
| Application number | US-201414770322-A |
| Country | US |
| Kind code | B2 |
| Filing date | Feb 25, 2014 |
| Priority date | Mar 12, 2013 |
| Publication date | Aug 8, 2017 |
| Grant date | Aug 8, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A power cable comprising a: (A) Conductor, (B) First semiconductor in contact with the conductor; (C) First insulation layer in contact with the first semiconductor; (D) Second semiconductor layer in contact with the first insulation layer; (E) Third semiconductor layer in contact with the second semiconductor layer; (F) Second insulation layer in contact with the third semiconductor layer; and (G) Fourth semiconductor layer in contact with the second insulation layer.
Opening claim text (preview).
I claim: 1. A method of manufacturing a power cable comprising a conductor, semiconductor layers and insulation layers, the process comprising the steps of: (A) Extruding about the conductor a first insulation layer positioned between first and second semiconductor layers to make an inner power cable comprising: (1) The conductor which is in contact with, (2) A first semiconductor layer which is also in contact with, (3) A first insulation layer which is also in contact with, (4) A second semiconductor layer, and (B) Extruding about the inner power cable a second insulation layer positioned between third and fourth semiconductor layers to make the power cable with a total insulation thickness of greater than or equal to 9 mm, the power cable comprising the inner power cable of which the second semiconductor layer is in contact with: (5) The third semiconductor layer which is also in contact with, (6) The second insulation layer which is also in contact with, (7) The fourth semiconductor layer. 2. The method of claim 1 in which the first insulation layer of the inner power cable is subjected to free radical promoted crosslinking prior to the extrusion of the second insulation layer about the inner power cable. 3. The method of claim 1 in which the first insulation layer of the inner power cable is subjected to moisture-promoted crosslinking prior to the extrusion of the second insulation layer about the inner power cable. 4. The method of claim 1 in which one or more days elapse between the manufacture of the inner power cable and the extrusion of the second insulation layer about the inner power cable.
of two or more insulating layers · CPC title
Operations & Transport · mapped topic
with conductive additives or conductive layers · CPC title
composed of semi-conducting layers · CPC title
Operations & Transport · mapped topic
Related publications grouped by family.
Answers are generated from the same data shown on this page.