Methods of manufacturing trench semiconductor devices with edge termination structures

US9722070B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9722070-B2
Application numberUS-201615167925-A
CountryUS
Kind codeB2
Filing dateMay 27, 2016
Priority dateMay 17, 2012
Publication dateAug 1, 2017
Grant dateAug 1, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Embodiments of semiconductor devices and methods of their formation include providing a semiconductor substrate having a top surface, a bottom surface, an active region, and an edge region, and forming a gate structure in a first trench in the active region of the semiconductor substrate. A termination structure is formed in a second trench in the edge region of the semiconductor substrate. The termination structure has an active region facing side and a device perimeter facing side. The method further includes forming first and second source regions of the first conductivity type are formed in the semiconductor substrate adjacent both sides of the gate structure. A third source region is formed in the semiconductor substrate adjacent the active region facing side of the termination structure. The semiconductor device may be a trench metal oxide semiconductor device, for example.

First claim

Opening claim text (preview).

What is claimed is: 1. A semiconductor device comprising: a semiconductor substrate having a top surface, a bottom surface, an active region, and an edge region; a gate structure in a first trench in the active region of the semiconductor substrate, wherein the gate structure has a first side and a second side, and the gate structure includes a gate electrode and a gate oxide between the gate electrode and the semiconductor substrate; a termination structure in a second trench in the edge region of the semiconductor substrate, wherein the termination structure has an active region facing side and a device perimeter facing side, the second trench is partially defined by a sidewall at the active region facing side of the termination structure, and the termination structure includes an edge electrode and the gate oxide between the edge electrode and the sidewall of the second trench; first and second source regions of a first conductivity type in the semiconductor substrate adjacent both the first side and the second side of the gate structure; and a third source region in the semiconductor substrate adjacent to and contacting the sidewall of the second trench at the active region facing side of the termination structure. 2. The semiconductor device of claim 1 , wherein the semiconductor substrate comprises: a first semiconductor layer having the first conductivity type and defining the bottom surface, wherein the first semiconductor layer corresponds to a drain of the device; and a second semiconductor layer having the first conductivity type over the first semiconductor layer and defining the top surface, wherein the first and second trenches extend from the top surface into but not through the second semiconductor layer, and portions of the second semiconductor layer underlying the gate structure and the termination structure correspond to drift spaces of the device. 3. The semiconductor device of claim 1 , further comprising: a gate feed structure above the top surface in the edge region in contact with the termination structure and extending over the device perimeter facing side of the termination structure toward a perimeter of the device. 4. The semiconductor device of claim 1 , wherein the termination structure substantially surrounds the active region. 5. A semiconductor device comprising: a semiconductor substrate having a top surface, a bottom surface, an active region, and an edge region; a gate structure in a first trench in the active region of the semiconductor substrate, wherein the gate structure has a first side and a second side, and the gate structure includes a gate electrode and a gate oxide between the gate electrode and the semiconductor substrate; a termination structure in a second trench in the edge region of the semiconductor substrate, wherein the termination structure has an active region facing side and a device perimeter facing side, the second trench is partially defined by a sidewall at the active region facing side of the termination structure, and the termination structure includes an edge electrode and the gate oxide between the edge electrode and the sidewall of the second trench; first and second source regions of a first conductivity type in the semiconductor substrate adjacent both the first side and the second side of the gate structure; a third source region in the semiconductor substrate adjacent to and contacting the sidewall of the second trench at the active region facing side of the termination structure; and a body region of a second conductivity type in the semiconductor substrate between the gate structure and the termination structure, wherein the body region extends from the first side of the gate structure to the active region facing side of the termination structure, and wherein the first and third source regions are formed in the body region. 6. The semiconductor device of claim 5 , further comprising: an enhanced body region of the second conductivity type and a higher doping density in the body region. 7. A semiconductor device comprising: a semiconductor substrate having a top surface, a bottom surface, an active region, and an edge region; a gate structure in a first trench in the active region of the semiconductor substrate, wherein the gate structure has a first side and a second side, and the gate structure includes a gate electrode and a gate oxide between the gate electrode and the semiconductor substrate; a termination structure in a second trench in the edge region of the semiconductor substrate, wherein the termination structure has an active region facing side and a device perimeter facing side, the second trench is partially defined by a sidewall at the active region facing side of the termination structure, and the termination structure includes an edge electrode and the gate oxide between the edge electrode and the sidewall of the second trench; first and second source regions of a first conductivity type in the semiconductor substrate adjacent both the first side and the second side of the gate structure; a third source region in the semiconductor substrate adjacent to and contacting the sidewall of the second trench at the active region facing side of the termination structure; at least one additional gate structure in at least one additional trench in parallel with the first trench; and additional source regions in the semiconductor substrate adjacent both sides of the at least one additional gate structure. 8. A semiconductor device comprising: a semiconductor substrate having a top surface, a bottom surface, an active region, and an edge region; a gate structure in a first trench in the active region of the semiconductor substrate, wherein the gate structure has a first side and a second side, and the gate structure includes a gate electrode and a gate oxide between the gate electrode and the semiconductor substrate; a termination structure in a second trench in the edge region of the semiconductor substrate, wherein the termination structure has an active region facing side and a device perimeter facing side, the second trench is partially defined by a sidewall at the active region facing side of the termination structure, and the termination structure includes an edge electrode and the gate oxide between the edge electrode and the sidewall of the second trench; first and second source regions of a first conductivity type in the semiconductor substrate adjacent both the first side and the second side of the gate structure; a third source region in the semiconductor substrate adjacent to and contacting the sidewall of the second trench at the active region facing side of the termination structure; an extension electrode in a third trench in the edge region, wherein the extension electrode extends from the device perimeter facing side of the termination structure; and a gate feed structure above the top surface in the edge region in contact with an end of the extension electrode and extending toward a perimeter of the device. 9. The semiconductor device of claim 8 , wherein the extension electrode extends from a trench segment having a zig-zag configuration that includes of a series of straight, parallel trench walls that intersect at angles. 10. The semiconductor device of claim 8 , wherein the extension electrode extends from a trench segment having a zig-zag configuration that includes of a series of curved parallel trench walls that intersect smoothly at turning points. 11. The semiconductor device of claim 8 , wherein the extension electrode extends at substantially a right angle from the device perimeter facing side of the second trench segment. 12. A trench metal oxide

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9722070B2 cover?
Embodiments of semiconductor devices and methods of their formation include providing a semiconductor substrate having a top surface, a bottom surface, an active region, and an edge region, and forming a gate structure in a first trench in the active region of the semiconductor substrate. A termination structure is formed in a second trench in the edge region of the semiconductor substrate. The…
Who is the assignee on this patent?
Freescale Semiconductor Inc, Nxp Usa Inc
What technology area does this patent fall under?
Primary CPC classification H01L29/7811. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Aug 01 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).