SiC epitaxial wafer and method for manufacturing the same

US9679767B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9679767-B2
Application numberUS-201314407397-A
CountryUS
Kind codeB2
Filing dateJun 19, 2013
Priority dateJun 19, 2012
Publication dateJun 13, 2017
Grant dateJun 13, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Provided is a method of manufacturing a SiC epitaxial wafer including a SiC epitaxial layer on a SiC substrate using a SiC-CVD furnace which is installed in a glove box. The method includes a SiC substrate placement step of placing the SiC substrate in the SiC-CVD furnace while circulating gas in the glove box.

First claim

Opening claim text (preview).

The invention claimed is: 1. A method of manufacturing a SiC epitaxial wafer including a SiC epitaxial layer on a SiC substrate using a SiC-CVD furnace which is installed in a glove box, comprising: a SiC substrate placement step of placing the SiC substrate in the SiC-CVD furnace while circulating gas in the glove box, wherein the SiC-CVD furnace includes a susceptor that has a wafer mounting portion on which a wafer is placed, a ceiling that faces an upper surface of the susceptor such that a reaction space is formed between the ceiling and the susceptor, and a shielding plate that is provided so close to a lower surface of the ceiling that a deposit is prevented from being attached to the lower surface of the ceiling, a surface of the shielding plate which faces the susceptor is coated with one of a silicon carbide film and a pyrolytic carbon film, or the shielding plate is made of silicon carbide, and the method further includes a step of measuring the surface density of triangular defects including a piece of a member which is placed in the SiC-CVD furnace as a starting point in a SiC epitaxial film of a previously manufactured SiC epitaxial wafer and manufacturing the next SiC epitaxial wafer. 2. The method of manufacturing a SiC epitaxial wafer according to claim 1 , wherein the gas is circulated before and after the SiC substrate is placed in the SiC-CVD furnace. 3. The method of manufacturing a SiC epitaxial wafer according to claim 2 , wherein the gas is circulated at least 3 minutes before the SiC substrate is placed in the SiC-CVD furnace. 4. The method of manufacturing a SiC epitaxial wafer according to claim 1 , wherein the SiC substrate placement step is performed after it is checked that particle number density in the glove box is equal to or less than a predetermined value. 5. The method of manufacturing a SiC epitaxial wafer according to claim 1 , wherein, when the measurement result shows that the surface density of the triangular defects including a piece of a member which is placed in the SiC-CVD furnace as the starting point is greater than a predetermined value, the shielding plate is replaced and the next SiC epitaxial wafer is manufactured. 6. A method of manufacturing a SiC epitaxial wafer including a SiC epitaxial layer on a SiC substrate using a SiC-CVD furnace which is installed in a glove box, comprising: a SiC substrate placement step of placing the SiC substrate in the SiC-CVD furnace while circulating gas in the glove box, wherein the SiC-CVD furnace includes a susceptor that has a wafer mounting portion on which a wafer is placed and a ceiling that faces an upper surface of the susceptor such that a reaction space is formed between the ceiling and the susceptor, a surface of the ceiling which faces the susceptor is coated with one of a silicon carbide film and a pyrolytic carbon film, or the ceiling is made of silicon carbide, and the method further includes a step of measuring the surface density of triangular defects including a piece of a member which is placed in the SiC-CVD furnace as a starting point in a SiC epitaxial film of a previously manufactured SiC epitaxial wafer and manufacturing the next SiC epitaxial wafer. 7. The method of manufacturing a SiC epitaxial wafer according to claim 6 , wherein, when the measurement result shows that the surface density of the triangular defects including a piece of a member which is placed in the SiC-CVD furnace as the starting point is greater than a predetermined value, the ceiling is replaced and the next SiC epitaxial wafer is manufactured.

Assignees

Inventors

Classifications

  • Structural properties, e.g. testing or measuring thicknesses, line widths, warpage, bond strengths or physical defects · CPC title

  • N-type · CPC title

  • Crystal orientations · CPC title

  • Silicon carbide · CPC title

  • Silicon carbide · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9679767B2 cover?
Provided is a method of manufacturing a SiC epitaxial wafer including a SiC epitaxial layer on a SiC substrate using a SiC-CVD furnace which is installed in a glove box. The method includes a SiC substrate placement step of placing the SiC substrate in the SiC-CVD furnace while circulating gas in the glove box.
Who is the assignee on this patent?
Showa Denko Kk
What technology area does this patent fall under?
Primary CPC classification H10P14/24. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jun 13 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).