Integrated tunable filter architecture
US-9438196-B2 · Sep 6, 2016 · US
US9673155B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9673155-B2 |
| Application number | US-201414181332-A |
| Country | US |
| Kind code | B2 |
| Filing date | Feb 14, 2014 |
| Priority date | Feb 14, 2014 |
| Publication date | Jun 6, 2017 |
| Grant date | Jun 6, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An apparatus and method for a frequency based integrated circuit that selectively filters out unwanted bands or regions of interfering frequencies utilizing one or more tunable notch or bandpass filters or tunable low or high pass filters capable of operating across multiple frequencies and multiple bands in noisy RF environments. The tunable filters are fabricated within the same integrated circuit package as the associated frequency based circuitry, thus minimizing R, L, and C parasitic values, and also allowing residual and other parasitic impedance in the associated circuitry and IC package to be absorbed and compensated.
Opening claim text (preview).
What is claimed is: 1. An integrated circuit configuration including: (a) a frequency based circuit having a common signal path; (b) at least one tunable filter coupled to the common signal path of the frequency based circuit, wherein each tunable filter is configured to be selectively activated to filter unwanted frequencies from the common signal path of the frequency based circuit; and (c) a bypassable low-pass filter coupled to the common signal path for filtering out a broad range of high frequencies from the common signal path that may adversely affect the frequency based circuit; wherein the frequency based circuit, each tunable filter, and the bypassable low-pass filter are co-designed to absorb and compensate for residual and other parasitic impedances present in the integrated circuit configuration so as to have a total insertion loss that is less than a total insertion loss that would exist if the at least one tunable filter or the bypassable low-pass filter were external to the integrated circuit configuration. 2. An integrated circuit configuration including: (a) a frequency based circuit having a common signal path; (b) at least one tunable filter means coupled to the common signal path of the frequency based circuit, for selectively filtering unwanted frequencies from the common signal path of the frequency based circuit; and (c) a bypassable low-pass filter means coupled to the common signal path for filtering out a broad range of high frequencies from the common signal path that may adversely affect the frequency based circuit; wherein the frequency based circuit, each tunable filter means, and the bypassable low-pass filter means are co-designed to absorb and compensate for residual and other parasitic impedances present in the integrated circuit configuration so as to have a total insertion loss that is less than a total insertion loss that would exist if the at least one tunable filter means or the bypassable low-pass filter means were external to the integrated circuit configuration. 3. An integrated circuit configuration including: (a) a frequency based circuit having a common signal path; (b) at least one digitally tunable filter coupled to the common signal path of the frequency based circuit, wherein each digitally tunable filter is configured to be selectively activated to filter unwanted frequencies from the common signal path of the frequency based circuit; and (c) a bypassable low-pass filter coupled to the common signal path for filtering out a broad range of high frequencies from the common signal path that may adversely affect the frequency based circuit; wherein the frequency based circuit and each digitally tunable filter are co-designed to absorb and compensate for residual and other parasitic impedances present in the integrated circuit configuration so as to have a total insertion loss that is less than a total insertion loss that would exist if the at least one digitally tunable filter was external to the integrated circuit configuration. 4. An integrated circuit including: (a) at least one tunable filter configured to be coupled to a common signal path of a frequency based circuit, wherein each tunable filter is configured to be selectively activated to filter unwanted frequencies from the common signal path of the frequency based circuit; and (b) a bypassable low-pass filter configured to be coupled to the common signal path for filtering out a broad range of high frequencies from the common signal path that may adversely affect the frequency based circuit; wherein each tunable filter and the bypassable low-pass filter are designed to absorb and compensate for residual and other parasitic impedances present when coupled to the frequency based circuit so as to have a total insertion loss that is less than a total insertion loss that would exist if the at least one tunable filter or the bypassable low-pass filter were external to the integrated circuit. 5. An integrated circuit including: (a) at least one digitally tunable filter configured to be coupled to a common signal path of a frequency based circuit wherein each digitally tunable filter is configured to be selectively activated to filter unwanted frequencies from the common signal path of the frequency based circuit; and (b) a bypassable low-pass filter configured to be coupled to the common signal path for filtering out a broad range of high frequencies from the common signal path that may adversely affect the frequency based circuit; wherein each digitally tunable filter and the bypassable low-pass filter are designed to absorb and compensate for residual and other parasitic impedances present when coupled to the frequency based circuit within an integrated circuit package so as to have a total insertion loss that is less than a total insertion loss that would exist if the at least one digitally tunable filter and the bypassable low-pass filter were external to the integrated circuit package.
for passive devices or passive elements · CPC title
at high-frequency [HF] or radio frequency [RF] · CPC title
Electrical filters; Controlling thereof · CPC title
Notch or bandstop filters · CPC title
Bandpass or bandstop filters with adjustable bandwidth and fixed centre frequency (H03H7/09 takes precedence) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.