Compensation device for feedback loops, and corresponding integrated circuit
US-9479180-B2 · Oct 25, 2016 · US
US9651967B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9651967-B2 |
| Application number | US-201113292214-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 9, 2011 |
| Priority date | Nov 9, 2011 |
| Publication date | May 16, 2017 |
| Grant date | May 16, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Various exemplary embodiments relate a system and method for supplying power. The system may include an input/output port, a regulator, and a clamp. The regulator may supply power to the input/output port in a first mode, sink current from the input/output port in a second mode, and be disabled in a third mode. The clamp may be disabled in the first and second modes, and may limit the voltage at the input/output port below a first value in the third mode.
Opening claim text (preview).
What is claimed is: 1. A system for supplying power, comprising: an input port; an output port; a regulator, wherein the regulator receives a voltage at the input port and using the received voltage at the input port supplies power to the output port in a first mode, sinks current from the output port in a second mode when a voltage at the output port exceeds a threshold, and is disabled in a third mode and the regulator is a push/pull low-dropout regulator; and a clamp, wherein the clamp is disabled in the first and second modes, the voltage at the output port being held by the push/pull-dropout regulator between a minimum voltage and a maximum voltage in the first and second modes, and the clamp is enabled to limit the voltage at the output port below the maximum voltage in the third mode, wherein the enabling of the clamp is caused by a drop in the received voltage at the input port below or equal to a selected voltage. 2. The system for supplying power of claim 1 , wherein the regulator limits the voltage at the output port to below the maximum voltage in the second mode. 3. The system for supplying power of claim 1 , wherein the regulator includes a source regulator and a sink regulator. 4. The system for supplying power of claim 3 , wherein the sink regulator is enabled when the voltage at the output port exceeds a threshold. 5. The system for supplying power of claim 1 , wherein the maximum voltage is a voltage that would damage the system. 6. The system for supplying power of claim 1 , wherein the regulator and the clamp are integrated in the same component. 7. The system for supplying power of claim 1 , wherein the regulator supplies power to a microcontroller. 8. The system for supplying power of claim 7 , wherein the microcontroller receives inputs from external switches. 9. The system for supplying power of claim 8 , wherein the regulator limits a voltage from the external switches in the second mode, and wherein the clamp limits the voltage from the external switches in the third mode. 10. The system of supplying power of claim 1 , wherein in the selected voltage is substantially zero volt. 11. A method for supplying power, comprising: receiving power at an input port and supplying power to an output port by a regulator in a first mode, wherein the regulator is a push/pull low-dropout regulator; sinking current from the output port by the regulator in a second mode when a voltage at the input/output port exceeds a threshold, wherein the voltage at the output port is held between a minimum voltage and a maximum voltage in the first and second modes by the push/pull low-dropout regulator; disabling the regulator in a third mode; and limiting the voltage at the output port below the maximum voltage by a clamp in the third mode when a voltage of the received power at the input port drops below a selected threshold. 12. The method for supplying power of claim 11 , wherein sinking current from the output port by the regulator includes limiting the voltage at the output port to below the maximum voltage in the second mode. 13. The method for supplying power of claim 11 , wherein the regulator includes a source regulator and a sink regulator. 14. The method for supplying power of claim 13 , further comprising: enabling the sink regulator when the voltage at the output port exceeds a threshold. 15. The method for supplying power of claim 11 , wherein the regulator and the clamp are integrated in the same component. 16. The method for supplying power of claim 11 , further comprising: supplying power to a microcontroller by the regulator. 17. The method for supplying power of claim 16 , wherein the microcontroller receives inputs from external switches. 18. The method for supplying power of claim 17 , further comprising: limiting a voltage from the external switches by the regulator in the second mode; and limiting the voltage from the external switches by the clamp in the third mode. 19. A system for supplying power, comprising: an input/output port; a regulator, wherein the regulator supplies power to the input/output port in a first mode, sinks current from the input/output port in a second mode when a voltage at the input/output port exceeds a threshold, and is disabled in a third mode; and a clamp, wherein the clamp disabled in the first and second modes, the voltage at the input/output port being held between a minimum voltage and a maximum voltage in the first and second modes, and the clamp is enabled to limit the voltage at the input/output port below the maximum voltage in the third mode, wherein the clamp is configured to consume a maximum current when the clamp is disabled.
with overvoltage detector · CPC title
using semiconductor devices in series and in parallel with the load as final control devices (G05F1/461 takes precedence) · CPC title
using semiconductor devices in parallel with the load as final control devices (G05F1/461 takes precedence) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.