Managing capacitor voltage dependence
US-2024396537-A1 · Nov 28, 2024 · US
US2016147238A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2016147238-A1 |
| Application number | US-201514596678-A |
| Country | US |
| Kind code | A1 |
| Filing date | Jan 14, 2015 |
| Priority date | Nov 21, 2014 |
| Publication date | May 26, 2016 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A voltage adjusting circuit includes a voltage regulator module, a control chip, a platform controller hub (PCH), a basic input-output system (BIOS), a number of switching units, and a number of resistors. The voltage adjusting circuit is utilized to receive a voltage signal to supply a working voltage to a liquid crystal display (LCD). The voltage adjusting circuit controls switching units to turn on or turn off, and changes the current of the control chip, and further outputs different voltages to different LCDs. The disclosure further provides an all-in-one computer including the voltage adjusting circuit.
Opening claim text (preview).
What is claimed is: 1 . A voltage adjusting circuit comprising: a voltage regulator module (VRM) comprising an input terminal configured for receiving a first voltage, an output terminal connected to a liquid crystal display (LCD), and a control terminal; a control chip comprising a plurality of sensor terminals connected to the LCD to sense currents of the LCD, and a slave terminal connected to the control terminal of the VRM to output a control signal to the VRM, the VRM outputting working voltages to the LCD according to the control signal; a platform controller hub (PCH) comprising a plurality of input output pins; a basic input-output system (BIOS) coupled to the PCH for controlling output signals of the input output pins of the PCH according to a rated voltage of the LCD; and a plurality of switching units, wherein each of the switching units comprises a first terminal, a second terminal, and a control terminal, the first terminals of the plurality of switching units are respectively coupled to the plurality of sensor terminals of the control chip, the second terminal of the plurality of switching units are grounded through a first resistor, and the control terminals of the plurality of switching units are respectively coupled to the input/output pins of the PCH. 2 . The voltage adjusting circuit of claim 1 , wherein each the switching unit comprises a first electronic switch, a second electronic switch, a second resistor, a third resistor, and a capacitor, a control terminal of the first electronic switch is coupled to a first end of the second resistor, a second end of the second resistor is defined as the control terminal of the switching unit, the control terminal of the first electronic switch is also coupled to ground through the capacitor, a first terminal of the first electronic switch is coupled to a power supply through the second resistor, a second terminal of the first electronic switch is coupled to ground, a control terminal of the second electronic switch is coupled to the first terminal of the first electronic switch, a first terminal of the second electronic switch is defined as the first terminal of the switching unit, and a second terminal of the second electronic switch is defined as the second terminal of the switching unit. 3 . The voltage adjusting circuit of claim 2 , wherein the first electronic switch is an npn bipolar junction transistor. 4 . The voltage adjusting circuit of claim 2 , wherein the second electronic switch is an n-channel field effect transistor. 5 . The voltage adjusting circuit of claim 1 , wherein the BIOS controls the output signals of the input output pins of the PCH through a menu of the BIOS. 6 . An all-in-one computer comprising: a liquid crystal display; a voltage regulator module (VRM) comprising an input terminal for receiving a first voltage, an output terminal connected to the LCD, and a control terminal; a control chip comprising a plurality of sensor terminals connected to the LCD to sense currents of the LCD, and a slave terminal connected to the control terminal of the VRM to output control signals to the VRM, the VRM outputting working voltages to the LCD according to the control signals; a platform controller hub (PCH) comprising a plurality of input/output pins; a basic input-output system (BIOS) coupled to the PCH for controlling output signals of the input output pins of the PCH according to a rated voltage of the LCD; and a plurality of switching units, wherein a first terminal of each switching unit is coupled to a corresponding sensor terminal of the control chip, a second terminal of each switching unit is coupled to ground through a first resistor, and a control terminal of each switching unit is coupled to a corresponding input output pin of the PCH. 7 . The all-in-one computer of claim 6 , wherein the switching unit comprises a first electronic switch, a second electronic switch, a second resistor, a third resistor, and a capacitor, a control terminal of the first electronic switch is coupled to a first end of the second resistor, a second end of the second resistor is defined as the control terminal of the switching unit, the control terminal of the first electronic switch is also coupled to ground through the capacitor, a first terminal of the first electronic switch is coupled to a power supply through the second resistor, a second terminal of the first electronic switch is coupled to ground, a control terminal of the second electronic switch is coupled to the first terminal of the first electronic switch, a first terminal of the second electronic switch is defined as the first terminal of the switching unit, and a second terminal of the second electronic switch is defined as the second terminal of the switching unit. 8 . The all-in-one computer of claim 7 , wherein the first electronic switch is an npn bipolar junction transistor. 9 . The all-in-one computer of claim 7 , wherein the second electronic switch is an n-channel field effect transistor. 10 . The all-in-one computer of claim 6 , wherein the BIOS controls the output signals of input output pins of the PCH through a menu of the BIOS.
using semiconductor devices in parallel with the load as final control devices (G05F1/461 takes precedence) · CPC title
as a function of the requirements of the load, e.g. delay, temperature, specific voltage/current characteristic · CPC title
using liquid crystals · CPC title
Details of the interface to the display terminal specific for a flat panel (suitable for both CRT and flat panel G09G5/006; specific for a CRT G09G1/167) · CPC title
Details of power systems and of start or stop of display operation · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.