Display device and manufacturing method thereof

US9647005B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9647005-B2
Application numberUS-201514958011-A
CountryUS
Kind codeB2
Filing dateDec 3, 2015
Priority dateJan 28, 2015
Publication dateMay 9, 2017
Grant dateMay 9, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A display device includes: a gate electrode, a gate line, and data lines on a substrate, the data lines in a same layer as the gate line; a gate insulating layer on the gate line; a semiconductor member on the gate insulating layer; an etch stopper layer on the semiconductor member and the gate insulating layer; a first passivation layer on the etch stopper layer; a source electrode on the first passivation layer and the etch stopper layer and connected to the data lines; a drain electrode on the etch stopper layer; a common electrode on the first passivation layer and separated from the source electrode and the drain electrode; a second passivation layer on the source electrode, the drain electrode and the common electrode; and a pixel electrode on the second passivation layer and connected to the drain electrode.

First claim

Opening claim text (preview).

What is claimed is: 1. A display device, comprising: a substrate; a gate electrode and a gate line disposed on the substrate; data lines disposed on the substrate in a same layer as the gate line, and electrically separated from the gate line; a gate insulating layer disposed on the gate line, the gate electrode, and the data lines; a semiconductor member disposed on the gate insulating layer; an etch stopper layer disposed on the semiconductor member and the gate insulating layer; a first passivation layer disposed on the etch stopper layer; a source electrode disposed directly on top of the first passivation layer and the etch stopper layer, the source electrode electrically connected to the data lines; a drain electrode disposed directly on top of the etch stopper layer and electrically separated from the source electrode; a common electrode disposed directly on the first passivation layer and electrically separated from the source electrode and the drain electrode; a second passivation layer disposed directly on the source electrode, the drain electrode and the common electrode; and a pixel electrode disposed on the second passivation layer and electrically connected to the drain electrode. 2. The display device of claim 1 , wherein the first passivation layer comprises an organic material. 3. The display device of claim 1 , wherein the semiconductor member comprises a metal oxide.

Assignees

Inventors

Classifications

  • the encapsulations being directly on the semiconductor body (H10W74/134 takes precedence) · CPC title

  • comprising organic materials, e.g. plastics or resins · CPC title

  • on active surfaces of flip-chip devices, e.g. underfills · CPC title

  • of encapsulations on active surfaces of flip-chip devices, e.g. forming underfills · CPC title

  • Electricity · mapped topic

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9647005B2 cover?
A display device includes: a gate electrode, a gate line, and data lines on a substrate, the data lines in a same layer as the gate line; a gate insulating layer on the gate line; a semiconductor member on the gate insulating layer; an etch stopper layer on the semiconductor member and the gate insulating layer; a first passivation layer on the etch stopper layer; a source electrode on the firs…
Who is the assignee on this patent?
Samsung Display Co Ltd
What technology area does this patent fall under?
Primary CPC classification H01L27/124. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue May 09 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).