Image sensors with interconnects in cover layer

US9635228B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9635228-B2
Application numberUS-201414466770-A
CountryUS
Kind codeB2
Filing dateAug 22, 2014
Priority dateAug 27, 2013
Publication dateApr 25, 2017
Grant dateApr 25, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An image sensor die may include a pixel array formed in an image sensor substrate and covered by a transparent cover layer. The transparent cover layer may be attached to the image sensor substrate using adhesive. Electrical interconnect structures such as conductive vias may be formed in the transparent cover layer and may be used in conveying electrical signals between the image sensor and a printed circuit board. The conductive vias may have one end coupled to a bond pad on the upper surface of the transparent cover layer and an opposing end coupled to a bond pad on the upper surface of the image sensor substrate. The conductive vias may pass through openings that extend through the transparent cover layer and the adhesive. Conductive structures such as wire bonds, stud bumps, or solder balls may be coupled to the bond pads on the surface of the transparent cover layer.

First claim

Opening claim text (preview).

What is claimed is: 1. An imaging system, comprising: an image sensor having an array of image sensor pixels formed in a front surface of an image sensor substrate; a transparent cover layer formed over the array of image sensor pixels, wherein the transparent cover layer comprises a first plurality of openings and a second plurality of openings; and first conductive structures formed in the first plurality of openings and second conductive structures formed in the second plurality of openings, wherein the first conductive structures convey image data from the image sensor and wherein the second conductive structures control a flow of a fluid over the array of image sensor pixels. 2. The imaging system defined in claim 1 wherein the transparent cover layer transmits light corresponding to a first range of wavelengths and blocks light corresponding to a second range of wavelengths. 3. The imaging system defined in claim 1 wherein the transparent cover layer comprises opposing exterior and interior surfaces, wherein the second conductive structures comprise first and second electrodes formed on the interior surface of the transparent cover layer, and wherein the first and second electrodes have opposite polarity. 4. The imaging system defined in claim 1 further comprising: an adhesive interposed between the image sensor substrate and the transparent cover layer, wherein the adhesive attaches the transparent cover layer to the image sensor substrate. 5. The imaging system defined in claim 4 wherein each of the first conductive structures comprises a conductive via that passes through an opening that extends through the transparent cover layer and the adhesive. 6. The imaging system defined in claim 5 wherein the conductive via comprises a conductive material that fills the opening. 7. The imaging system defined in claim 5 wherein the conductive via comprises a conductive material that lines the opening.

Assignees

Inventors

Classifications

  • between a chip and a stacked insulating package substrate, interposer or RDL · CPC title

  • between a chip and a stacked insulating package substrate, interposer or RDL · CPC title

  • Die-attach connectors and bond wires · CPC title

  • Bump connectors and die-attach connectors · CPC title

  • H04N23/54Primary

    Mounting of pick-up tubes, electronic image sensors, deviation or focusing coils · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9635228B2 cover?
An image sensor die may include a pixel array formed in an image sensor substrate and covered by a transparent cover layer. The transparent cover layer may be attached to the image sensor substrate using adhesive. Electrical interconnect structures such as conductive vias may be formed in the transparent cover layer and may be used in conveying electrical signals between the image sensor and a …
Who is the assignee on this patent?
Semiconductor Components Ind Llc
What technology area does this patent fall under?
Primary CPC classification H04N23/54. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Apr 25 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).