Transparent display substrates, transparent display devices and methods of manufacturing transparent display devices

US9634074B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9634074-B2
Application numberUS-201615016241-A
CountryUS
Kind codeB2
Filing dateFeb 4, 2016
Priority dateFeb 5, 2015
Publication dateApr 25, 2017
Grant dateApr 25, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A transparent display substrate including a base substrate having a pixel area and a transmission area, a thickness of the base substrate at the transmission area being less than a thickness of the base substrate at the pixel area, a pixel circuit at the pixel area of the base substrate, an insulation structure covering the pixel circuit, the insulation structure having an opening or a concave portion at the transmission area of the base substrate, and a pixel electrode at the pixel area of the base substrate and extending at least partially through the insulation structure to be electrically connected to the pixel circuit.

First claim

Opening claim text (preview).

What is claimed is: 1. A transparent display substrate comprising: a base substrate having a pixel area and a transmission area, a thickness of the base substrate at the transmission area being less than a thickness of the base substrate at the pixel area; a pixel circuit at the pixel area of the base substrate; an insulation structure covering the pixel circuit, the insulation structure having an opening or a concave portion at the transmission area of the base substrate; and a pixel electrode at the pixel area of the base substrate and extending at least partially through the insulation structure to be electrically connected to the pixel circuit. 2. The transparent display substrate of claim 1 , wherein the base substrate comprises a transparent polymer material selected from polyimide, polysiloxane, an epoxy-based resin, and polyester. 3. The transparent display substrate of claim 1 , wherein the thickness of the base substrate at the transmission area is about ¼ to about ½ of the thickness of the base substrate at the pixel area. 4. The transparent display substrate of claim 1 , wherein the insulation structure comprises a barrier layer, a gate insulation layer, an insulating interlayer, and a via insulation layer sequentially stacked from a top surface of the base substrate, wherein the pixel circuit comprises: an active pattern on the barrier layer; a gate electrode on the gate insulation layer, the gate electrode being over the active pattern; and a source electrode and a drain electrode extending through the insulating interlayer and the gate insulation layer to be electrically connected to the active pattern, and wherein the pixel electrode extends through the via insulation layer. 5. The transparent display substrate of claim 4 , wherein the barrier layer and the gate insulation layer extend commonly and continuously at the pixel area and the transmission area, wherein the insulating interlayer is at the pixel area, wherein the via insulation layer covers a top surface and a sidewall of the insulating interlayer, and wherein the opening is formed through the via insulation layer. 6. The transparent display substrate of claim 4 , wherein the barrier layer extends commonly and continuously at the pixel area and the transmission area, wherein the insulating interlayer is at the pixel area, wherein the via insulation layer covers a top surface and a sidewall of the insulating interlayer, wherein the opening is formed through the via insulation layer, and wherein the opening creates a gap in the gate insulation layer at the transmission area. 7. The transparent display substrate of claim 4 , wherein the barrier layer, the gate insulation layer, and the insulating interlayer extend commonly and continuously at the pixel area and the transmission area, wherein the insulating interlayer has relatively less thickness at the transmission area than the pixel area, wherein the opening is through the via insulation layer, and wherein a portion of the insulating interlayer having relatively less thickness is exposed through the opening. 8. The transparent display substrate of claim 4 , wherein the via insulation layer comprises the concave portion at the transmission area. 9. The transparent display substrate of claim 4 , wherein the base substrate has a recess at the transmission area, and wherein the barrier layer extends along an inner wall of the recess and partially fills the recess. 10. A transparent display device comprising: a base substrate having a pixel area and a transmission area, the base substrate having a recess in the transmission area; a pixel circuit at the pixel area of the base substrate; an insulation structure covering the pixel circuit and having an opening or a concave portion over the recess; a pixel electrode at the pixel area of the base substrate and extending at least partially through the insulation structure to be electrically connected to the pixel circuit; a display layer on the pixel electrode; and an opposing electrode opposite the pixel electrode on the display layer. 11. The transparent display device of claim 10 , wherein the opposing electrode extends continuously at the pixel area and the transmission area, and wherein a portion of the opposing electrode on an inner wall of the opening has less thickness than a remaining portion of the opposing electrode. 12. The transparent display device of claim 10 , wherein the display layer comprises a hole transport layer, an organic emitting layer and an electron transport layer sequentially stacked on the pixel electrode, wherein the hole transport layer and the electron transport layer extend continuously at the pixel area and the transmission area, and conformally along an inner wall of the opening, and wherein the organic emitting layer is at the pixel area. 13. The transparent display device of claim 10 , wherein the opposing electrode and the display layer are at the pixel area. 14. The transparent display device of claim 13 , further comprising an encapsulation film on the opposing electrode, wherein the encapsulation film is in contact with an inner wall of the opening. 15. The transparent display device of claim 10 , wherein the insulation structure comprises a plurality of layers, and wherein a total thickness and a number of the plurality of layers at the transmission area are less than those of the plurality of layers at the pixel area. 16. The transparent display device of claim 10 , wherein a depth of the recess is about ½ to about ¾ of a thickness of the base substrate. 17. A method of manufacturing a transparent display device, comprising: forming a base substrate divided into a pixel area and a transmission area, the base substrate comprising a transparent polymer material; removing an upper portion of the base substrate in the transmission area to form a recess; forming a barrier layer along a top surface of the base substrate and an inner wall of the recess; forming a pixel circuit on a portion of the barrier layer at the pixel area; forming an insulation layer covering the pixel circuit on the barrier layer; at least partially removing the insulation layer at the transmission area to form an opening; forming a pixel electrode on a portion of the insulation layer at the pixel area, the pixel electrode being electrically connected to the pixel circuit; forming a display layer on the pixel electrode; and forming an opposing electrode on the display layer. 18. The method of claim 17 , wherein removing the upper portion of the base substrate in the transmission area to form the recess comprises exposing a portion of the base substrate at the transmission area through a half-tone mask. 19. The method of claim 17 , wherein the insulation layer comprises a gate insulation layer, an insulating interlayer, and a via insulation layer sequentially stacked on the barrier layer, wherein forming the pixel circuit comprises: forming an active pattern on the barrier layer; forming a gate electrode on the gate insulation layer, the gate electrode being over the active pattern; partially removing the insulating interlayer and the gate insulation layer to form contact openings and a trench, the contact openings exposing the active pattern at the pixel area, the trench overlapping the recess at the transmission area; and forming a source electrode and a drain electrode filling the contact openings. 20. The method of claim 19 , further comprising partially removing th

Assignees

Inventors

Classifications

  • Constructional details · CPC title

  • H10K59/124Primary

    Insulating layers formed between TFT elements and OLED elements · CPC title

  • H10K59/121Primary

    characterised by the geometry or disposition of pixel elements · CPC title

  • Electricity · mapped topic

  • Electricity · mapped topic

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9634074B2 cover?
A transparent display substrate including a base substrate having a pixel area and a transmission area, a thickness of the base substrate at the transmission area being less than a thickness of the base substrate at the pixel area, a pixel circuit at the pixel area of the base substrate, an insulation structure covering the pixel circuit, the insulation structure having an opening or a concave …
Who is the assignee on this patent?
Samsung Display Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10K59/124. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Apr 25 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).