Testing front end modules, testing methods and modular testing systems for testing electronic equipment

US9628202B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9628202-B2
Application numberUS-201514633966-A
CountryUS
Kind codeB2
Filing dateFeb 27, 2015
Priority dateFeb 27, 2015
Publication dateApr 18, 2017
Grant dateApr 18, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A testing front end module for testing a plurality of devices under test (DUT) includes a testing signal interface, a vector signal generator (VSG) coupled to the testing signal interface and configured to generate testing signals upon reception of testing routine signals from a remote controller via the testing signal interface, a vector signal analyzer (VSA) coupled to the testing signal interface and configured to receive testing response signals from a plurality of DUTs and to transmit the received testing response signals to the remote controller via the testing signal interface, a multiplexer/demultiplexer (MUX/DEMUX) coupled to the VSG and the VSA, the MUX/DEMUX being configured to multiplex the received testing response signals and to demultiplex the generated testing signals, and a test device interface coupled to the MUX/DEMUX and configured to couple the testing front end module to the plurality of DUTs.

First claim

Opening claim text (preview).

What is claimed is: 1. A testing method for testing a plurality of devices under test (DUT), the method comprising: transmitting testing routine signals from a remote controller to a testing front end module via a wired data connection between the remote controller and the testing front end module, wherein the wired data connection is a universal serial bus (USB) connection, a peripheral component interconnect express (PCIe) connection, a Thunderbolt connection, or a Firewire connection, wherein a data rate of the wired data connection is at least 1 megabits per second (Mbps); generating testing signals in the testing front end module on the basis of the testing routine signals; and splitting the generated testing signals and transmitting the split testing signals from the testing front end module to a plurality of DUTs. 2. A testing method for testing a plurality of devices under test (DUT), the method comprising: transmitting testing routine signals from a remote controller to a testing front end module via a wired data connection between the remote controller and the testing front end module, wherein the wired data connection is a universal serial bus (USB) connection, a peripheral component interconnect express (PCIe) connection, a Thunderbolt connection, or a Firewire connection, wherein a physical length of a cable of the wired data connection is at least 60 inches; generating testing signals in the testing front end module on the basis of the testing routine signals; and splitting the generated testing signals and transmitting the split testing signals from the testing front end module to a plurality of DUTs. 3. A testing method for testing a plurality of devices under test (DUT), the method comprising: generating testing signals in a testing front end module; splitting the generated testing signals and transmitting the split testing signals from the testing front end module to a plurality of DUTs; receiving testing response signals upon the split testing signals from each of the plurality of DUTs by the testing front end module; transmitting the received testing response signals from the testing front end module to a remote controller via a wired data connection between the remote controller and the testing front end module; and evaluating the testing response signals in the remote controller. 4. The testing method of claim 3 , wherein the wired data connection is a universal serial bus connection, a peripheral component interconnect express (PCIe) connection, a Thunderbolt connection, or a Firewire connection. 5. The testing method of claim 4 , wherein a data rate of the wired data connection is at least 1 megabits per second (Mbps). 6. The testing method of claim 4 , wherein a physical length of a cable of the wired data connection is at least 60 inches. 7. A testing front end module for testing a plurality of devices under test (DUT), the testing front end module comprising: a testing signal interface; a vector signal generator (VSG) coupled to the testing signal interface and configured to generate testing signals upon reception of testing routine signals from a remote controller via the testing signal interface; a vector signal analyser (VSA) coupled to the testing signal interface and configured to receive testing response signals from a plurality of DUTs and to transmit the received testing response signals to the remote controller via the testing signal interface; a multiplexer/demultiplexer (MUX/DEMUX) coupled to the VSG and the VSA, the MUX/DEMUX being configured to multiplex the received testing response signals and to demultiplex the generated testing signals; and a test device interface coupled to the MUX/DEMUX and configured to couple the testing front end module to the plurality of DUTs. 8. The testing front end module of claim 7 , wherein the test device interface comprises at least four input/output ports configured to be connected to DUTs. 9. The testing front end module of claim 8 , wherein the test device interface comprises at least eight input/output ports configured to be connected to DUTs. 10. The testing front end module of claim 8 , wherein the MUX/DEMUX comprises at least one of a set of independently controllable attenuators, a set of independently controllable calibration units, and a switch fabric configured to selectively switch the input/output ports of the test device interface to one of the VSA and the VSG. 11. The testing front end module of claim 7 , wherein the testing signal interface comprises one or more of a universal serial bus (USB) port, a peripheral component interconnect express (PCIe) port, a Thunderbolt port, and a Firewire port. 12. The testing front end module of claim 7 , wherein the testing signal interface is configured to operate with a data rate of at least 1 megabits per second (Mbps). 13. The testing front end module of claim 7 , further comprising: a power supply interface coupled to the VSG and the VSA and configured to supply power to the VSG and the VSA from an external power supply coupled to the power supply interface. 14. A testing system for testing a plurality of devices under test (DUT), the testing system comprising: a controller; and a testing front end module, the testing front end module comprising: a testing interface; a vector signal generator (VSG) coupled to the testing signal interface and configured to generate testing signals upon reception of testing routine signals from the controller via the testing signal interface; a vector signal analyser (VSA) coupled to the testing signal interface and configured to receive testing response signals from a plurality of DUTs and to transmit the received testing response signals to the controller via the testing signal interface; a multiplexer/demultiplexer (MUX/DEMUX) coupled to the VSG and the VSA, the MUX/DEMUX being configured to multiplex the received testing response signals and to demultiplex the generated testing signals; and a test device interface coupled to the MUX/DEMUX and configured to couple the testing front end module to the plurality of DUTs, wherein the controller is coupled to the testing signal interface of the testing front end module via a wired data connection. 15. The testing system of claim 14 , wherein the wired data connection comprises at least one cable and wherein a physical length of the at least one cable of the wired data connection is at least 60 inches. 16. The testing system of claim 14 , wherein the testing signal interface of the testing front end module comprises one or more of a universal serial bus (USB) port, a peripheral component interconnect express (PCIe) port, a Thunderbolt port, and a Firewire port. 17. The testing system of claim 14 , wherein the MUX/DEMUX of the testing front end module comprises at least one of a set of independently controllable attenuators, a set of independently controllable units, and a switch fabric configured to selectively switch input/output ports of the test device interface to one of the VSA and the VSG. 18. The testing system of claim 14 , wherein the controller is configured to generate testing routine signals to be sent to the testing front end module via the testing signal interface, and wherein the controller is configured to evaluate the testing response signals from the plurality of DUTs sent from the testing front end module via the testing signal interface.

Assignees

Inventors

Classifications

  • by remote test · CPC title

  • using test signal generators · CPC title

  • Tester hardware, i.e. output processing circuits {(G06F11/263 takes precedence)} · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9628202B2 cover?
A testing front end module for testing a plurality of devices under test (DUT) includes a testing signal interface, a vector signal generator (VSG) coupled to the testing signal interface and configured to generate testing signals upon reception of testing routine signals from a remote controller via the testing signal interface, a vector signal analyzer (VSA) coupled to the testing signal inte…
Who is the assignee on this patent?
Rohde & Schwarz
What technology area does this patent fall under?
Primary CPC classification G06F11/2294. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Apr 18 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).