Injection control in semiconductor power devices

US9620630B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9620630-B2
Application numberUS-201615072218-A
CountryUS
Kind codeB2
Filing dateMar 16, 2016
Priority dateMay 30, 2014
Publication dateApr 11, 2017
Grant dateApr 11, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Semiconductor power devices can be formed on substrate structure having a lightly doped semiconductor substrate of a first conductivity type or a second conductivity type opposite to the first conductivity type. A semiconductive first buffer layer of the first conductivity type formed above the substrate. A doping concentration of the first buffer layer is greater than a doping concentration of the substrate. A second buffer layer of the second conductivity type formed above the first buffer layer. An epitaxial layer of the second conductivity type formed above the second buffer layer. One or more heavily doped regions of the second conductivity type are formed through portions of the first buffer layer from the second buffer layer and into corresponding portions of the substrate. This abstract is provided with the understanding that it will not be used to interpret or limit the scope or meaning of the claims.

First claim

Opening claim text (preview).

What is claimed is: 1. A substrate structure, comprising: a lightly doped semiconductor substrate of a first conductivity type or a second conductivity type opposite to the first conductivity type; a semiconductive first buffer layer of the first conductivity type formed above the lightly doped semiconductor substrate, wherein a doping concentration of the first buffer layer is greater than a doping concentration of the lightly doped semiconductor substrate; a semiconductive second buffer layer of the second conductivity type formed above the first buffer layer; a semiconductive epitaxial layer of the second conductivity type formed above the second buffer layer; and one or more heavily doped regions of the second conductivity type formed through portions of the first buffer layer from the second buffer layer and into corresponding portions of the lightly doped semiconductor substrate. 2. The substrate structure of claim 1 , wherein the first conductivity type is P-type and the second conductivity type is N-type. 3. The substrate structure of claim 1 , further comprising an injection enhancement layer of the second conductivity type formed above the epitaxial layer, wherein a doping concentration of the injection enhancement layer is greater than the doping concentration of the epitaxial layer of the second conductivity type. 4. The substrate structure of claim 1 , further comprising a semiconductor layer of the first conductivity type formed on a backside of the lightly doped semiconductor substrate. 5. The substrate structure of claim 4 , wherein the one or more heavily doped regions of the second conductivity type are formed through the lightly doped semiconductor substrate and through the semiconductor layer of the first conductivity type formed on the backside of the lightly doped semiconductor substrate. 6. The substrate structure of claim 5 , further comprising a metal layer formed on a surface of the semiconductor layer of the first conductivity type formed on the backside of the lightly doped semiconductor substrate, wherein the one or more heavily doped regions of the second conductivity type make electrical contact with the metal layer. 7. A semiconductor power device, comprising: a substrate structure comprising a lightly doped semiconductor substrate of a first conductivity type or a second conductivity type opposite to the first conductivity type; a semiconductive first buffer layer of the first conductivity type formed above the lightly doped semiconductor substrate, wherein a doping concentration of the first buffer layer is greater than a doping concentration of the lightly doped semiconductor substrate; a semiconductive second buffer layer of the second conductivity type formed above the first buffer layer; and a semiconductive epitaxial layer of the second conductivity type formed above the second buffer layer; one or more heavily doped regions of the second conductivity type formed through portions of the first buffer layer from the second buffer layer and into corresponding portions of the lightly doped semiconductor substrate; and one or more semiconductor power device structures formed at a top side of the substrate structure. 8. The device of claim 7 , wherein the one or more semiconductor power device structures include one or more trenches formed in the substrate structure, wherein a conductive material is disposed in the trenches with a dielectric material lining the trenches between the conductive material and sidewalls of the trenches. 9. The device of claim 8 , wherein the one or more semiconductor power device structures further include one or more planar gates each formed over a corresponding trench with an insulation layer provided between each planar gate and corresponding trench. 10. The device of claim 9 , wherein the one or more semiconductor power device structures further include one or more heavily doped contact regions of the second conductivity type, each contact region being surrounded by a corresponding body region of the first conductivity type, wherein the body region is formed in the substrate structure between two neighboring trenches. 11. The device of claim 7 , wherein the one or more semiconductor power device structures includes one or more insulated gate bipolar transistor (IGBT) devices thyristors, MOS-controlled thyristors, or reverse conducting IGBT devices. 12. The device of claim 7 , wherein the first conductivity type is P-type and the second conductivity type is N-type. 13. The device of claim 7 , further comprising an injection enhancement layer of the second conductivity type formed above the epitaxial layer, wherein a doping concentration of the injection enhancement layer is greater than the doping concentration of the epitaxial layer of the second conductivity type. 14. The device of claim 7 , further comprising a semiconductor layer of the first conductivity type formed on a backside of the lightly doped semiconductor substrate. 15. The device of claim 14 , wherein the one or more heavily doped regions of the second conductivity type are formed through the lightly doped semiconductor substrate and through the semiconductor layer of the first conductivity type formed on the backside of the lightly doped semiconductor substrate. 16. The device of claim 15 , further comprising a metal layer formed on a surface of the semiconductor layer of the first conductivity type formed on the backside of the lightly doped semiconductor substrate, wherein the one or more heavily doped regions of the second conductivity type make electrical contact with the metal layer. 17. A method, comprising: forming a substrate structure comprising a lightly doped semiconductor substrate of a first conductivity type or a second conductivity type opposite to the first conductivity type; forming a semiconductive first buffer layer of the first conductivity type above the lightly doped semiconductor substrate, wherein a doping concentration of the first buffer layer is greater than a doping concentration of the lightly doped semiconductor substrate; forming a semiconductive second buffer layer of the second conductivity type above the first buffer layer; forming a semiconductive epitaxial layer of the second conductivity type above the second buffer layer; and forming one or more heavily doped regions of the second conductivity type through portions of the first buffer layer from the second buffer layer and into corresponding portions of the lightly doped semiconductor substrate. 18. The method of claim 17 , wherein the first conductivity type is P-type and the second conductivity type is N-type. 19. The method of claim 17 , further comprising forming an injection enhancement layer of the second conductivity type above the epitaxial layer, wherein a doping concentration of the injection enhancement layer is greater than the doping concentration of the epitaxial layer. 20. The method of claim 17 , wherein forming a layer of a first conductivity type comprises epitaxially growing the layer of the first conductivity type. 21. The method of claim 17 , wherein forming the first buffer layer comprises blanket implant of first conductivity type dopants in the lightly doped semiconductor substrate. 22. The method of claim 17 , wherein forming the one or more heavily doped substrate regions of the second conductivity type comprises masked implant of second conductivity dopants into portions of the layer of the first conductivity and lightly doped

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9620630B2 cover?
Semiconductor power devices can be formed on substrate structure having a lightly doped semiconductor substrate of a first conductivity type or a second conductivity type opposite to the first conductivity type. A semiconductive first buffer layer of the first conductivity type formed above the substrate. A doping concentration of the first buffer layer is greater than a doping concentration of…
Who is the assignee on this patent?
Alpha & Omega Semiconductor
What technology area does this patent fall under?
Primary CPC classification H01L29/7395. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Apr 11 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 5 related publications on this page (citations in our corpus or others sharing the same primary CPC).