Direct deposition of nickel silicide nanowire

US9613859B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9613859-B2
Application numberUS-201514975231-A
CountryUS
Kind codeB2
Filing dateDec 18, 2015
Priority dateJan 9, 2015
Publication dateApr 4, 2017
Grant dateApr 4, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Methods for direct deposition of a metal silicide nanowire for back-end interconnection structures for semiconductor applications are provided. In one embodiment, the method includes positioning a substrate in a processing region of a process chamber, the substrate having a first surface comprising a non-dielectric material; and a dielectric layer formed on the first surface. An opening is formed in the dielectric layer, the opening exposing at least a portion of the first surface, the opening having sidewalls. A metal silicide seed is deposited in the opening using a PVD process, wherein the PVD process is performed with either no bias or a bias which creates deposition on the sidewall which is less than 1% of the deposition on the first surface. A metal silicide layer is then selectively deposited on the metal silicide seed using a metal-silicon organic precursor, creating the metal silicide nanowire.

First claim

Opening claim text (preview).

What is claimed is: 1. A method of forming a metal silicide nanowire comprising: positioning a substrate in a processing region of a process chamber, the substrate having: a first surface comprising a non-dielectric material; and a dielectric layer formed on the first surface; forming an opening in the dielectric layer, the opening exposing at least a portion of the non-dielectric material having the first surface, the opening having sidewalls; depositing a metal silicide seed in the opening using a PVD process, wherein the PVD process is performed with either no bias or a bias which creates deposition on the sidewall which is less than 1% of the deposition on the first surface; and selectively depositing a metal silicide layer on the metal silicide seed using a metal-silicon organic precursor. 2. The method of claim 1 , wherein the PVD process comprises a nickel and silicon PVD target, the target having a nickel to silicon ratio of about 1:1. 3. The method of claim 1 , wherein the PVD process comprises a nickel PVD target and silicon PVD target. 4. The method of claim 1 , wherein the metal-silicon organic precursor is Nickel silicon-NxCyHz, wherein x is an integer between 0 and 5, y is an integer between 1 and 5, and z is an integer between 0 and 10. 5. The method of claim 1 , wherein selectively depositing a metal silicide layer comprises: delivering the metal-silicon organic precursor with a reactant gas to the processing region; and forming a plasma from the metal-silicon organic precursor and the reactant gas. 6. The method of claim 1 , wherein selectively depositing a metal silicide layer comprises: delivering the metal-silicon organic precursor to the processing region to deposit the metal silicide layer; and delivering a plasma comprising a reactant gas to the metal silicide layer. 7. The method of claim 1 , wherein the first surface has an exposed terminal —OH or —NH group. 8. The method of claim 1 , wherein the substrate is maintained at temperature between about 25 degrees Celsius and 400 degrees Celsius. 9. The method of claim 1 , wherein the metal silicide seed and the metal silicide layer comprise a metal selected from the group consisting of Ni, Ti, Fe, Co, Cr, and Mn. 10. The method of claim 1 , further comprising annealing the metal silicide seed and the metal silicide layer, the annealing further comprises radiant energy activation. 11. A method of forming a nanowire comprising: positioning a substrate in a processing region of a process chamber, the substrate having: a first surface comprising W, Co, Mo, Si or combinations thereof; and a dielectric layer formed on the first surface; forming an opening in the dielectric layer, the opening exposing at least a portion of the W, Co, Mo, Si or combinations thereof of the first surface, the opening having sidewalls; and selectively depositing a metal silicide layer on the first surface using a metal-silicon organic precursor, wherein the first surface has an exposed terminal —OH or —NH group. 12. The method of claim 11 , wherein the metal-silicon organic precursor is Nickel silicon-NxCyHz, wherein x is an integer between 0 and 5, y is an integer between 1 and 5, and z is an integer between 0 and 10. 13. The method of claim 11 , wherein selectively depositing a metal silicide layer comprises: delivering the metal-silicon organic precursor with a reactant gas to the processing region; and forming a plasma from the metal-silicon organic precursor and the reactant gas. 14. The method of claim 11 , wherein selectively depositing a metal silicide layer comprises: delivering the metal-silicon organic precursor to the processing region to deposit the metal silicide layer; and delivering a plasma comprising a reactant gas to the metal silicide layer. 15. The method of claim 11 , wherein the substrate is maintained at temperature between about 25 degrees Celsius and 400 degrees Celsius. 16. The method of claim 11 , wherein the metal silicide layer comprise a metal selected from the group consisting of Ni, Ti, Fe, Co, Cr, and Mn. 17. The method of claim 11 , further comprising annealing the metal silicide layer, the annealing further comprises radiant energy activation. 18. A method of forming a nanowire comprising: positioning a substrate in a processing region of a process chamber, the substrate having: a first surface comprising a metal, the first surface having an exposed terminal —OH or —NH group; and a dielectric layer formed on the first surface, the dielectric layer having a terminal —CH 3 (methyl) species; forming an opening in the dielectric layer, the opening exposing at least a portion of the metal of the first surface, the opening having sidewalls; depositing a nickel silicide seed in the opening using a PVD process, wherein the PVD process is performed with no bias, and wherein the PVD process includes a PVD target which comprises nickel and silicon at a 1:1 ratio; and selectively depositing a nickel silicide layer on the nickel silicide seed using a metal-silicon organic precursor, the deposition comprising: delivering the metal-silicon organic precursor with a reactant gas to the processing region; and forming a plasma from the metal-silicon organic precursor and the reactant gas. 19. The method of claim 18 , further comprising annealing the nickel silicide seed and the nickel silicide layer, wherein the annealing further comprises radiant energy activation.

Assignees

Inventors

Classifications

  • of metal-silicide materials · CPC title

  • Physical vapour deposition [PVD] · CPC title

  • Chemical deposition, e.g. chemical vapour deposition [CVD] · CPC title

  • using conductive layers comprising silicides · CPC title

  • of nanotubes or nanowires · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9613859B2 cover?
Methods for direct deposition of a metal silicide nanowire for back-end interconnection structures for semiconductor applications are provided. In one embodiment, the method includes positioning a substrate in a processing region of a process chamber, the substrate having a first surface comprising a non-dielectric material; and a dielectric layer formed on the first surface. An opening is form…
Who is the assignee on this patent?
Applied Materials Inc
What technology area does this patent fall under?
Primary CPC classification H10W20/057. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Apr 04 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).