Contact area structure and method for manufacturing the same

US9576901B1 · US · B1

Patent metadata
FieldValue
Publication numberUS-9576901-B1
Application numberUS-201615053106-A
CountryUS
Kind codeB1
Filing dateFeb 25, 2016
Priority dateFeb 25, 2016
Publication dateFeb 21, 2017
Grant dateFeb 21, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method for manufacturing a semiconductor device includes forming a contact area opening in a dielectric structure, depositing a contact area metal in the contact area opening, forming a metal cap layer on the contact area metal, forming one or more dielectric layers on the metal cap layer, forming one or more hard mask layers on the one or more dielectric layers, forming a metallization opening through the one or more dielectric and hard mask layers, wherein the metallization opening exposes the metal cap layer, removing the one or more hard mask layers, and forming a metallization layer in the metallization opening on the metal cap layer.

First claim

Opening claim text (preview).

We claim: 1. A method for manufacturing a semiconductor device, comprising: forming a contact area opening in a dielectric structure; depositing a contact area metal in the contact area opening; forming a metal cap layer on the contact area metal; forming one or more dielectric layers on the metal cap layer; forming one or more hard mask layers on the one or more dielectric layers; forming a metallization opening through the one or more dielectric and hard mask layers, wherein the metallization opening exposes the metal cap layer; removing the one or more hard mask layers; and forming a metallization layer in the metallization opening on the metal cap layer; wherein the contact area metal comprises cobalt and the metal cap layer comprises ruthenium. 2. The method according to claim 1 , wherein the dielectric structure comprises a plurality of dielectric layers in a stacked configuration. 3. The method according to claim 1 , wherein the ruthenium is deposited using chemical vapor deposition. 4. A method for manufacturing a semiconductor device, comprising: forming a contact area opening in a dielectric structure; depositing a contact area metal in the contact area opening; forming a metal cap layer on the contact area metal; forming one or more dielectric layers on the metal cap layer; forming one or more hard mask layers on the one or more dielectric layers; forming a metallization opening through the one or more dielectric and hard mask layers, wherein the metallization opening exposes the metal cap layer; removing the one or more hard mask layers; and forming a metallization layer in the metallization opening on the metal cap layer; wherein the contact area metal comprises tungsten and the metal cap layer comprises cobalt. 5. The method according to claim 4 , wherein the cobalt is deposited using chemical vapor deposition. 6. A method for manufacturing a semiconductor device, comprising: forming a contact area opening in a dielectric structure; depositing a contact area metal in the contact area opening; forming a metal cap layer on the contact area metal; forming one or more dielectric layers on the metal cap layer; forming one or more hard mask layers on the one or more dielectric layers; forming a metallization opening through the one or more dielectric and hard mask layers, wherein the metallization opening exposes the metal cap layer; removing the one or more hard mask layers; forming a metallization layer in the metallization opening on the metal cap layer; planarizing the contact area metal on the dielectric structure after depositing the contact area metal in the contact area opening; and removing an upper portion of the contact area metal from the contact area opening to form a recessed area in the contact area opening. 7. The method according to claim 6 , wherein a depth of the recessed area from a top surface of the dielectric structure is in a range of about 3 nm to about 10 nm. 8. The method according to claim 6 , wherein the metal cap layer is formed in the recessed area. 9. The method according to claim 8 , wherein the metallization opening extends into the dielectric structure along a side of the metal cap layer. 10. The method according to claim 1 , further comprising depositing a flash film in the contact area opening prior to depositing the contact area metal in the contact area opening, wherein the flash film is deposited on sides and a bottom of the contact area opening. 11. A method for manufacturing a semiconductor device, comprising: forming a contact area opening in a dielectric structure; depositing a contact area metal in the contact area opening; forming a metal cap layer on the contact area metal; forming one or more dielectric layers on the metal cap layer; forming one or more hard mask layers on the one or more dielectric layers; forming a metallization opening through the one or more dielectric and hard mask layers, wherein the metallization opening exposes the metal cap layer; removing the one or more hard mask layers; forming a metallization layer in the metallization opening on the metal cap layer; and depositing a flash film in the contact area opening prior to depositing the contact area metal in the contact area opening, wherein the flash film is deposited on sides and a bottom of the contact area opening; wherein the contact area metal comprises cobalt and the flash film comprises ruthenium. 12. A method for manufacturing a semiconductor device, comprising: forming a contact area opening in a dielectric structure; depositing a contact area metal in the contact area opening; forming a metal cap layer on the contact area metal; forming one or more dielectric layers on the metal cap layer; forming one or more hard mask layers on the one or more dielectric layers; forming a metallization opening through the one or more dielectric and hard mask layers, wherein the metallization opening exposes the metal cap layer; removing the one or more hard mask layers; forming a metallization layer in the metallization opening on the metal cap layer; and depositing a flash film in the contact area opening prior to depositing the contact area metal in the contact area opening, wherein the flash film is deposited on sides and a bottom of the contact area opening; wherein the contact area metal comprises tungsten and the flash film comprises cobalt. 13. A method for manufacturing a semiconductor device, comprising: forming a contact area opening in a dielectric structure; depositing a contact area metal in the contact area opening; forming a metal cap layer on the contact area metal; forming one or more dielectric layers on the metal cap layer; forming one or more hard mask layers on the one or more dielectric layers; forming a metallization opening through the one or more dielectric and hard mask layers, wherein the metallization opening exposes the metal cap layer; removing the one or more hard mask layers; forming a metallization layer in the metallization opening on the metal cap layer; and depositing a flash film in the contact area opening prior to depositing the contact area metal in the contact area opening, wherein the flash film is deposited on sides and a bottom of the contact area opening; wherein a thickness of the flash film is in a range of about 2 nm to about 5 nm. 14. A method for manufacturing a semiconductor device, comprising: forming a contact area opening in a dielectric structure; depositing a contact area metal in the contact area opening; forming a metal cap layer on the contact area metal; forming one or more dielectric layers on the metal cap layer; forming one or more hard mask layers on the one or more dielectric layers; forming a metallization opening through the one or more dielectric and hard mask layers, wherein the metallization opening exposes the metal cap layer; removing the one or more hard mask layers; forming a metallization layer in the metallization opening on the metal cap layer; and depositing a flash film in the contact area opening prior to depositing the contact area metal in the contact area opening, wherein the flash film is deposited on sides and a bottom of the contact area opening; wherein the metallization opening extends into the dielectric structure along a side of the contact area opening comprising the flash film. 15. A semiconductor device, comprising: a contact area opening in a dielectric structure; a contact area metal formed in the contact area opening; a metal cap layer on the contact area metal; one or more dielectric layer

Assignees

Inventors

Classifications

  • the principal metal being a transition metal · CPC title

  • Insulating materials thereof · CPC title

  • using processes for implementing desired shapes or dispositions of the openings, e.g. double patterning · CPC title

  • involving multiple stacked pre-patterned masks · CPC title

  • by smoothing of conductive parts, e.g. by planarisation · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9576901B1 cover?
A method for manufacturing a semiconductor device includes forming a contact area opening in a dielectric structure, depositing a contact area metal in the contact area opening, forming a metal cap layer on the contact area metal, forming one or more dielectric layers on the metal cap layer, forming one or more hard mask layers on the one or more dielectric layers, forming a metallization openi…
Who is the assignee on this patent?
IBM
What technology area does this patent fall under?
Primary CPC classification H10W20/42. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Feb 21 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).