Transistor having nitride semiconductor used therein and method for manufacturing transistor having nitride semiconductor used therein

US9570599B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9570599-B2
Application numberUS-201214427960-A
CountryUS
Kind codeB2
Filing dateDec 17, 2012
Priority dateDec 17, 2012
Publication dateFeb 14, 2017
Grant dateFeb 14, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A portion of an AlN spacer layer of a high electron mobility transistor (GaN HEMI) having a nitride semiconductor used therein is removed only in a region directly below a gate electrode and in a vicinity of the region, and a length of a portion where the AlN spacer layer is not present is sufficiently smaller than a distance between a source electrode and a drain electrode.

First claim

Opening claim text (preview).

The invention claimed is: 1. A method for manufacturing a transistor having a nitride semiconductor used therein, the transistor including: a channel layer through which electrons run; a barrier layer that is provided above the channel layer and contains at least one of indium, aluminum and gallium, and nitrogen; and a gate electrode, a source electrode, and a drain electrode that are arranged on the barrier layer, the method comprising: a step of forming a spacer layer that is larger in polarization than the barrier layer, on the channel layer; a step of patterning a resist on the spacer layer except a portion where the spacer layer is removed; a step of removing by etching the spacer layer located in a region to be directly below the gate electrode using the patterned resist as a mask; a step of removing the patterned resist; a step of forming the barrier layer on top of the channel layer and the spacer layer; a step of forming an insulating film layer on the barrier layer; a step of removing the insulating film layer corresponding to positions to be formed by the source electrode and the drain electrode, and then forming the source electrode and the drain electrode; a step of re-patterning a resist on the insulating film layer, the source electrode, and the drain electrode except a portion where the gate electrode is formed; a step of removing by etching the insulating film layer in a region to form the gate electrode using the re-patterned resist as a mask; a step of removing the re-patterned resist; a step of finally patterning a resist having a larger opening than a region where the insulating film layer is removed by etching; a step of forming the gate electrode on the region where the insulating film layer is removed by etching, and on the insulating film layer; and a step of removing the finally patterned resist.

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9570599B2 cover?
A portion of an AlN spacer layer of a high electron mobility transistor (GaN HEMI) having a nitride semiconductor used therein is removed only in a region directly below a gate electrode and in a vicinity of the region, and a length of a portion where the AlN spacer layer is not present is sufficiently smaller than a distance between a source electrode and a drain electrode.
Who is the assignee on this patent?
Yamaguchi Yutaro, Oishi Toshiyuki, Otsuka Hiroshi, and 2 more
What technology area does this patent fall under?
Primary CPC classification H01L29/7787. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Feb 14 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).