Method for manufacturing semiconductor chip

US9566791B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9566791-B2
Application numberUS-201615040136-A
CountryUS
Kind codeB2
Filing dateFeb 10, 2016
Priority dateFeb 25, 2015
Publication dateFeb 14, 2017
Grant dateFeb 14, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

There is provided a method for manufacturing semiconductor chips in which the chips as many as possible are arranged on one substrate and these chips can be cut with high accuracy in a relatively simple process. For such occasion on a wafer, short sides of the semiconductor chips are laid out to be inclined at an angle of 5° or less to a crystal orientation of the wafer. Thereafter, a laser stealth dicing method is used to form a plurality of first dicing lines along long sides of the individual semiconductor chips and a plurality of second dicing lines along short sides thereof.

First claim

Opening claim text (preview).

What is claimed is: 1. A method for manufacturing a plurality of semiconductor chips from a single wafer comprising the steps of: laying out the plurality of semiconductor chips on the wafer; forming a layer of modified regions within the wafer by irradiating the wafer with laser light while moving the wafer, the forming step being a dicing line formation step for forming a plurality of first dicing lines along long sides of the semiconductor chips and a plurality of second dicing lines along short sides of the semiconductor chips that are shorter and more than the first dicing lines; and breaking the wafer along the first dicing lines and the second dicing lines, wherein the second dicing line is inclined at an angle of 5° or less to a crystal orientation of the wafer. 2. The method for manufacturing the semiconductor chips according to claim 1 , wherein the second dicing line is inclined at an angle of 2° or less to the crystal orientation of the wafer. 3. The method for manufacturing the semiconductor chips according to claim 1 , wherein the semiconductor is formed in a parallelogram shape and the long side is inclined at an angle of more than 5° to the crystal orientation of the wafer. 4. The method for manufacturing the semiconductor chips according to claim 1 , wherein in the step for forming the dicing line, the layer of the modified regions comprises a plurality of layers laminated within the wafer, and the lamination number of the modified regions in the first dicing line is more than the lamination number of the modified regions in the second dicing line. 5. The method for manufacturing the semiconductor chips according to claim 1 , wherein the crystal orientation is a crystal orientation of <110>. 6. The method for manufacturing the semiconductor chips according to claim 1 , wherein the crystal orientation is a crystal orientation of <100>. 7. The method for manufacturing the semiconductor chips according to claim 1 , wherein the semiconductor chip is a chip for an inkjet print head in which energy generating elements for ejecting ink and supply passages for introducing the ink to the energy generating elements are formed. 8. A method for manufacturing an inkjet print head for manufacturing a plurality of semiconductor chips for the inkjet print head from a single wafer, comprising the steps of: forming energy generating elements and electrical connection portions corresponding to the plurality of semiconductor chips respectively on the wafer; forming an ejection opening formation member in which ink supply passages corresponding to the plurality of semiconductor chips respectively are formed on the wafer; forming modified regions within the wafer by irradiating the wafer with laser light while moving the wafer, the forming step being a dicing line formation step for forming a plurality of first dicing lines consisting of layers of the modified regions along long sides of the semiconductor chips and a plurality of second dicing lines along short sides of the semiconductor chips that are shorter and more than the first dicing lines; and breaking the wafer along the first dicing lines and the second dicing lines, wherein the second dicing line is inclined at an angle of 5° or less to a crystal orientation of the wafer. 9. The method for manufacturing the inkjet print head according to claim 8 , wherein the second dicing line is inclined at an angle of 2° or less to the crystal orientation of the wafer.

Assignees

Inventors

Classifications

  • H10P54/00Primary

    Cutting or separating of wafers, substrates or parts of devices · CPC title

  • B41J2/1632Primary

    machining · CPC title

  • Electricity · mapped topic

  • laser machining · CPC title

  • Manufacturing of the nozzle plates · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9566791B2 cover?
There is provided a method for manufacturing semiconductor chips in which the chips as many as possible are arranged on one substrate and these chips can be cut with high accuracy in a relatively simple process. For such occasion on a wafer, short sides of the semiconductor chips are laid out to be inclined at an angle of 5° or less to a crystal orientation of the wafer. Thereafter, a laser ste…
Who is the assignee on this patent?
Canon Kk
What technology area does this patent fall under?
Primary CPC classification H10P54/00. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Feb 14 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).