Method of fabricating MEMS devices having a plurality of cavities

US9561954B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9561954-B2
Application numberUS-201414577628-A
CountryUS
Kind codeB2
Filing dateDec 19, 2014
Priority dateMar 1, 2013
Publication dateFeb 7, 2017
Grant dateFeb 7, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method for forming an integrated circuit having Micro-electromechanical Systems (MEMS) includes forming at least two recesses into a first layer, forming at least two recesses into a second layer, the at least two recesses of the second layer being complementary to the recesses of the first layer. An intermediate layer is bonded onto the second layer, the intermediate layer includes through-holes corresponding to the recesses of the second layer. The first layer is bonded to the intermediate layer such that cavities are formed, the cavities to act as operating environments for MEMS devices. The two cavities have different pressures.

First claim

Opening claim text (preview).

What is claimed is: 1. A method for forming an integrated circuit, the method comprising: forming at least two recesses into a first layer; forming at least two recesses into a second layer, the at least two recesses of the second layer being complementary to the at least two recesses of the first layer; bonding an intermediate layer onto the second layer, wherein the bonding includes aligning the intermediate layer comprising through-holes with the at least two recesses of the second layer; bonding the first layer to the intermediate layer, wherein the bonding includes forming at least two cavities of the at least two recesses of the first layer and the at least two recesses of the second layer; and providing different pressures in the at least two cavities by forming a material on one of the recesses. 2. The method of claim 1 , wherein the providing different pressures includes forming a first material on one of the recesses and a second material, different than the first material, on another one of the recesses. 3. The method of claim 1 , wherein the bonding the second layer to the intermediate layer includes performing a fusion bonding. 4. The method of claim 1 , wherein the bonding the first layer to the intermediate layer includes performing a eutectic bonding. 5. The method of claim 1 , wherein the forming the material includes depositing a layer including a metal. 6. The method of claim 5 , wherein the deposited layer comprises one of: Al, Ti, AlOx, AlSiN, TiN, Au and Ag. 7. A method for forming an integrated circuit, the method comprising: forming at least two recesses into a first layer; forming at least two recesses into a second layer, the at least two recesses of the second layer being complementary to the at least two recesses of the first layer; bonding an intermediate layer onto the second layer, wherein the bonding includes aligning the intermediate layer comprising through-holes with the at least two recesses of the second layer; bonding the first layer to the intermediate layer, wherein the bonding includes forming at least two cavities; and absorbing gases in at least one of the at least two formed cavities using a material on the sidewalls of the cavity. 8. The method of claim 7 , wherein the absorbing gases includes forming an absorbing material on a sidewall of the at least one of the at least two formed cavities. 9. The method of claim 7 , further comprising: forming a metal containing material on a sidewall of at least one of the recesses in the first or second layers. 10. The method of claim 9 , further comprising: using the metal containing material to provide a different pressure in the at least one of the at least two formed cavities. 11. The method of claim 10 , wherein the metal containing material performs the absorbing. 12. A method for forming an integrated circuit having Micro-Electro-Mechanical Systems (MEMS), the method comprising: forming at least two recesses into a first layer; forming at least two recesses into a second layer, the at least two recesses of the second layer being complementary to the recesses of the first layer; bonding an intermediate layer onto the second layer, the intermediate layer comprising through-holes corresponding to the recesses of the second layer; and bonding the first layer to the intermediate layer such that at least two cavities are formed, the cavities to act as operating environments for MEMS devices; providing different pressures in the at least two cavities. 13. The method of claim 12 , further comprising: depositing a metal containing material in at least one of the recesses to cause the different pressures. 14. The method of claim 12 , further comprising: depositing a material in at least one of the recesses; and using the material to absorb gases formed in the cavity defined by that at least one recess, wherein the absorbing changes the pressure in the cavity. 15. The method of claim 12 , wherein the MEMS device comprises one of: a gyroscope, an accelerometer, a pressure sensor, a motion detector, RF resonator, or other MEMS devices. 16. The method of claim 12 , further comprising, depositing a material in at least one of the recesses to cause the different pressures. 17. The method of claim 16 , wherein the deposited material comprises one of: Al, Ti, AlOx, AlSiN, TiN, Au and Ag. 18. The method of claim 12 , wherein at least one recess is of a different size to cause the different pressures. 19. The method of claim 18 , wherein a different sized recess varies in width or length from other recesses. 20. The method of claim 18 , wherein a different sized recess varies in depth from other recesses.

Assignees

Inventors

Classifications

  • Bonding a wafer on the substrate, i.e. where the cap consists of another wafer · CPC title

  • maintaining a controlled atmosphere with techniques not provided for in B81B7/0038 · CPC title

  • Bonding of two components · CPC title

  • Bonding of solid lids or wafers to the substrate · CPC title

  • for maintaining a controlled atmosphere inside of the cavity containing the MEMS · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9561954B2 cover?
A method for forming an integrated circuit having Micro-electromechanical Systems (MEMS) includes forming at least two recesses into a first layer, forming at least two recesses into a second layer, the at least two recesses of the second layer being complementary to the recesses of the first layer. An intermediate layer is bonded onto the second layer, the intermediate layer includes through-h…
Who is the assignee on this patent?
Taiwan Semiconductor Mfg Co Ltd
What technology area does this patent fall under?
Primary CPC classification B81C1/00277. Mapped technology areas include Operations & Transport.
When was this patent published?
Publication date Tue Feb 07 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).