Method for manufacturing a film on a support having a non-flat surface
US-12087615-B2 · Sep 10, 2024 · US
US9524900B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9524900-B2 |
| Application number | US-201414186839-A |
| Country | US |
| Kind code | B2 |
| Filing date | Feb 21, 2014 |
| Priority date | Mar 7, 2013 |
| Publication date | Dec 20, 2016 |
| Grant date | Dec 20, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Novel methods to fabricate biological sensors and electronics are disclosed. A silicon-on-insulator wafer can be employed by etching a pattern of holes in the silicon layer, then a pattern of cavities in the insulating layer, and then sealing the top of the cavities. Further, n or p doped regions and metallic regions can be defined in the processed wafer, thereby enabling integration of biological sensing and electronic capabilities in the same wafer.
Opening claim text (preview).
What is claimed is: 1. A method comprising: providing a silicon-on-insulator wafer, comprising a first silicon layer, an insulating layer, and a second silicon layer; defining a pattern of holes in the first silicon layer reaching through to the insulating layer; defining cavities in the insulating layer at locations corresponding to the holes of the pattern of holes, wherein each cavity respectively has only a single hole; and depositing a material on top of the cavities or oxidizing the first silicon layer, thereby sealing the top of the cavities and leaving remaining portions of the cavities intact, wherein a top horizontal surface of the material or oxidized first silicon layer is substantially coplanar with a top horizontal surface of the first silicon layer. 2. The method of claim 1 , wherein the defining a pattern of holes comprises etching holes in the first silicon layer by a Bosch or pseudo Bosch process. 3. The method of claim 1 , wherein the insulating layer is a silicon oxide layer. 4. The method of claim 3 , wherein the defining cavities comprises etching the silicon oxide layer with hydrogen fluoride. 5. The method of claim 1 , wherein the material is a polymer, a metal, or an oxide. 6. The method of claim 5 , further comprising defining n or p doped semiconductor regions and metallic regions in the silicon-on-insulator wafer. 7. The method of claim 6 , wherein the n or p doped semiconductor regions and the metallic regions form a biological sensor and associated electronics. 8. The method of claim 1 , wherein each cavity of the cavities extends wider than its corresponding single hole.
of isolation regions comprising dielectric materials · CPC title
Isolation regions comprising dielectric materials · CPC title
Semiconductor-on-insulator [SOI] isolation regions, e.g. buried oxide regions of SOI wafers · CPC title
using SOI processes together with lateral isolation, e.g. combinations of SOI and shallow trench isolations · CPC title
formed using trench refilling with dielectric materials, e.g. shallow trench isolations · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.