Page buffer performing memory operation
US-2024274171-A1 · Aug 15, 2024 · US
US9520163B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9520163-B2 |
| Application number | US-201514740400-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jun 16, 2015 |
| Priority date | Mar 19, 2015 |
| Publication date | Dec 13, 2016 |
| Grant date | Dec 13, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A regulator circuit may include a comparison unit configured to compare a reference voltage with a feedback voltage and generate a first switching signal. The regulator circuit may include a current supply unit configured to receive a pumping voltage, and determine a level of a second switching signal in response to the first switching signal. The regulator circuit may include an output driver configured to control the level of the second switching signal in response to an output voltage, receive the pumping voltage, and generate the output voltage in response to the second switching signal. The regulator circuit may include a feedback signal generation unit configured to detect a level of the output voltage and generate the feedback voltage.
Opening claim text (preview).
What is claimed is: 1. A regulator circuit comprising: a comparison unit configured to compare a reference voltage with a feedback voltage and generate a first switching signal; a current supply unit configured to receive a pumping voltage, and determine a level of a second switching signal in response to the first switching signal; an output driver configured to control the level of the second switching signal in response to an output voltage, receive the pumping voltage, and generate the output voltage in response to the second switching signal; and a feedback signal generation unit configured to detect a level of the output voltage and generate the feedback voltage. 2. The regulator circuit according to claim 1 , wherein the output driver comprises: an output unit configured to receive the pumping voltage and generate the output voltage in response to the second switching signal; and a control unit configured to control the level of the second switching signal based on the level of the output voltage. 3. The regulator circuit according to claim 1 , wherein the output driver comprises: an output unit configured to receive the pumping voltage and generate the output voltage in response to the second switching signal; and a control unit configured to control a potential level of the output unit in synchronization with the output voltage. 4. The regulator circuit according to claim 1 , wherein the output driver comprises: an output unit configured to receive the pumping voltage and generate the output voltage in response to the second switching signal; and a control unit configured to control a potential level of the output unit by controlling a potential level of the second switching signal according to the level of the output voltage. 5. The regulator circuit according to claim 1 , wherein the output driver comprises: a first discharge unit configured to control a potential level of the second switching signal supply terminal in response to a discharge signal; a source current supply unit configured to receive the pumping voltage and generate the output voltage in response to the second switching signal; a second discharge unit configured to control a potential level of an output voltage application terminal in response to the discharge signal; and a feedback discharge unit configured to control the potential level of the second switching signal in response to a control voltage generated on the basis of the level of the output voltage. 6. The regulator circuit according to claim 5 , further comprising: a control unit including a switching element configured to generate the control voltage, wherein the control unit is diode-coupled to the output voltage application terminal. 7. The regulator circuit according to claim 6 , wherein when the output voltage maintains a preset target level, the threshold voltage of the switching element is determined to disable the feedback discharge unit. 8. The regulator circuit according to claim 6 , wherein the control unit is configured to generate the control voltage by subtracting a threshold voltage of the switching element from the level of the output voltage. 9. The regulator circuit according to claim 1 , wherein the current supply unit lowers the level of the second switching signal by discharging the pumping voltage when the first switching signal is enabled, and raises the level of the second switching signal based on the pumping voltage when the first switching signal is disabled. 10. The regulator circuit according to claim 9 , wherein the first switching signal is enabled when a level of the feedback voltage is greater than a level of the reference voltage, and wherein the first switching signal is disabled when the level of the feedback voltage is lower than the level of the reference voltage. 11. A regulator circuit including an output driver, the output driver comprising: an output unit configured to receive a pumping voltage and generate an output voltage according to a switching signal; and a control unit configured to control a level of the switching signal based on a level of the output voltage, wherein the output unit comprises a feedback discharge unit, the feedback discharge unit is driven in response to a control voltage and configured to control the level of the switching signal. 12. The regulator circuit according to claim 11 , wherein the control unit comprises a switching element, the switching element diode-coupled to an output voltage application terminal and the switching element configured to generate the control voltage. 13. The regulator circuit according to claim 12 , wherein when the output voltage maintains a preset target level, the threshold voltage of the switching element is determined to disable the feedback discharge unit. 14. The regulator circuit according to claim 13 , wherein the control unit is configured to generate the control voltage by subtracting a threshold voltage of the switching element from the level of the output voltage. 15. A semiconductor apparatus comprising: a memory circuit; a controller configured to control the memory circuit; and a voltage supply unit configured to provide an output voltage to the memory circuit according to control of the controller, wherein the voltage supply unit includes a regulator circuit, the regulator circuit comprises: a comparison unit configured to compare a reference voltage with a feedback voltage and generate a first switching signal; a current supply unit configured to receive a pumping voltage, and determine a level of a second switching signal in response to the first switching signal; an output driver configured to control the level of the second switching signal in response to the output voltage, receive the pumping voltage, and generate the output voltage in response to the second switching signal; and a feedback signal generation unit configured to detect a level of the output voltage and generate the feedback voltage. 16. The semiconductor apparatus according to claim 15 , wherein the output driver comprises: an output unit configured to receive the pumping voltage and generate the output voltage in response to the second switching signal; and a control unit configured to control the level of the second switching signal based on the level of the output voltage. 17. The semiconductor apparatus according to claim 15 , wherein the output driver comprises: a first discharge unit configured to control a potential level of the second switching signal supply terminal in response to a discharge signal; a source current supply unit configured to receive the pumping voltage and generate the output voltage in response to the second switching signal; a second discharge unit configured to control a potential level of an output voltage application terminal in response to the discharge signal; and a feedback discharge unit configured to control the potential level of the second switching signal in response to a control voltage generated on the basis of the level of the output voltage. 18. The semiconductor apparatus according to claim 17 , further comprising: a control unit including a switching element configured to generate the control voltage, wherein the control unit is diode-coupled to the output voltage application terminal. 19. The semiconductor apparatus according to claim 18 , wherein when the output voltage maintains a preset target level, the threshold voltage of the switching element is determined to disable the feedback discharge unit.
Voltage reference generators, voltage or current regulators; Internally lowered supply levels; Compensation for voltage drops (G11C5/141 takes precedence) · CPC title
characterised by the feedback circuit · CPC title
Applications of charge pumps; Boosted voltage circuits; Clamp circuits therefor (G11C5/141 takes precedence) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.