Underfill device and method

US9516752B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9516752-B2
Application numberUS-201313846218-A
CountryUS
Kind codeB2
Filing dateMar 18, 2013
Priority dateJun 29, 2005
Publication dateDec 6, 2016
Grant dateDec 6, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An underfill device and method have been are provided. Advantages of devices and methods shown include dissipation of stresses at an interface between components such as a chip package and an adjacent circuit board. Another advantage includes faster manufacturing time and ease of manufacture using underfill devices and methods shown. An underfill assembly can be pre made with conductive structures included within the underfill assembly. Steps such as flowing epoxy and curing can be eliminated or performed concurrently with other manufacturing steps.

First claim

Opening claim text (preview).

What is claimed is: 1. An underfill, comprising: a single material compliant polymer underfill film including a first surface and a second surface, wherein the underfill film includes a eradiated microstructure; a first adhesive coupled the first surface and a second adhesive coupled to the second surface; a first peel off layer coupled to the first adhesive and a second peel off layer coupled to the second adhesive; and at least one conductive through thickness plug attached to and passing through the single material compliant polymer underfill film. 2. The underfill of claim 1 , wherein the at least one conductive through thickness plug includes solder. 3. The underfill of claim 2 , wherein the at least one conductive through thickness plug includes a metal coating between a portion of the polymer and the solder. 4. The underfill of claim 1 , wherein the at least one conductive through thickness plug includes conductive epoxy. 5. The underfill of claim 1 , wherein the first adhesive and the second adhesive are a thermally activated adhesive layer coupled to the single material compliant polymer underfill film. 6. An underfill assembly, comprising: a stand-alone underfill film, wherein mechanical properties of the underfill film are gradiated between a top surface of the film and a bottom surface of the film and the underfill film is a single composition material with a gradiated microstructure between the top surface of the film and the bottom surface of the film; a first adhesive coupled the top surface and a second adhesive coupled to the bottom surface; a first peel off layer coupled to the first adhesive and a second peel off layer coupled to the second adhesive; and at least one conductive through thickness plug attached to the underfill film. 7. The underfill assembly of claim 6 , wherein the underfill film includes a polymer film. 8. The underfill assembly of claim 6 , wherein the conductive through thickness plug includes a metal coating between the underfill film and an amount of solder. 9. An information handling system, comprising: a processor assembly to electrically communicate with a circuit board through at least one input/output connection; a wireless communication circuit coupled to the processor assembly; an underfill layer located between at least a portion of the processor assembly and the circuit board, including: a single material compliant polymer underfill film including a first surface and a second surface, wherein the underfill film includes a gradiated microstructure; a first adhesive coupled the first surface and a second adhesive coupled to the second surface; a first peel off layer coupled to the first adhesive and a second peel off layer coupled to the second adhesive; and at least one conductive through thickness plug attached to and passing through the single material compliant polymer underfill film. 10. The information handling system of claim 9 , wherein the adhesive layer is located between the compliant polymer film and the processor assembly. 11. The information handling system of claim 9 , wherein the input/output connection includes a reflowed solder connection. 12. The information handling system of claim 9 , wherein the wireless communication circuit includes a mobile telephone communication circuit.

Assignees

Inventors

Classifications

  • Soldering or alloying · CPC title

  • Using a reflow oven · CPC title

  • Interconnections or connectors in packages · CPC title

  • Constructional details or arrangements · CPC title

  • H05K1/115Primary

    Via connections; Lands around holes or via connections (H05K1/112 takes precedence) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9516752B2 cover?
An underfill device and method have been are provided. Advantages of devices and methods shown include dissipation of stresses at an interface between components such as a chip package and an adjacent circuit board. Another advantage includes faster manufacturing time and ease of manufacture using underfill devices and methods shown. An underfill assembly can be pre made with conductive structu…
Who is the assignee on this patent?
Intel Corp
What technology area does this patent fall under?
Primary CPC classification H05K1/115. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Dec 06 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).