Mounting layer for cooling structure

US9515453B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9515453-B2
Application numberUS-201414889705-A
CountryUS
Kind codeB2
Filing dateMay 7, 2014
Priority dateMay 8, 2013
Publication dateDec 6, 2016
Grant dateDec 6, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The invention describes a mounting layer ( 200 ) for mounting at least two light emitting semiconductor devices. The mounting layer ( 200 ) comprises corner protrusion ( 205 ) and edge protrusion ( 210 ) for aligning the mounting layer ( 200 ) to the cooling structure ( 100 ). The mounting layer ( 200 ) further comprises aligning holes ( 215 ) defining mounting areas ( 270 ) for mounting the light emitting semiconductor devices. The mounting layer ( 200 ) enables, for example, manufacturing of a μ-channel cooler with mounting areas ( 270 ) by means of one direct bonding process. Tolerances may thus be reduced. The invention further describes a cooling structure ( 100 ) like a μ-channel cooler comprising such a mounting layer ( 200 ) and a light emitting structure comprising such a cooling structure ( 100 ). Furthermore, methods of manufacturing such a mounting layer ( 200 ), cooling structure ( 100 ) and light emitting structure are described.

First claim

Opening claim text (preview).

The invention claimed is: 1. A mounting layer for mounting at least two light emitting semiconductor devices, the mounting layer comprising a sheet of material, the mounting layer further comprising a corner protrusion and an edge protrusion for aligning the mounting layer to a cooling structure, the mounting layer further comprising aligning holes defining mounting areas for mounting the light emitting semiconductor device, the material being configured to be directly bonded or welded to the cooling structure. 2. The mounting layer according to claim 1 , wherein the material of the mounting layer or a coating on top of the mounting layer is suitable for solder bonding of the light emitting semiconductor devices. 3. The mounting layer according to claim 1 , wherein the material of the mounting layer is characterized by thermal conductivity above 10 W/(m*K). 4. The mounting layer according to claim 1 , wherein the mounting layer has a thickness between 50 μm and 600 μm. 5. The mounting layer according to claim 2 , the mounting layer further comprising a barrier solder reservoir being arranged in a way that spilling of excess solder between adjacent mounting areas is reduced. 6. The mounting layer according to claim 2 , the mounting layer further comprising a solder reservoir being arranged in the area of the mounting areas. 7. A cooling structure comprising a cooling body bonded to the mounting layer according to claim 1 . 8. The cooling structure according to claim 7 being a μ-channel cooler. 9. A light emitting structure comprising the cooling structure according to claim 7 and at least two light emitting semiconductor devices. 10. The light emitting structure according to claim 9 , wherein the light emitting semiconductor devices are semiconductor lasers. 11. A method of manufacturing a mounting layer for mounting a light emitting semiconductor device, the method comprising the steps of providing a sheet of material, the material being configured to be directly bonded or welded to a cooling structure, providing corner protrusion and edge protrusion in the sheet of material for aligning the mounting layer to a cooling body of the cooling structure, and providing aligning holes defining mounting areas in the sheet of material for mounting the light emitting semiconductor device. 12. The method according to claim 11 comprising the further step of providing a barrier solder reservoir in the sheet of material being arranged in a way that spilling of excess solder between adjacent mounting areas is reduced. 13. The method according to claim 11 comprising the further step of providing a solder reservoir being arranged in the area of the mounting areas. 14. A method of manufacturing a cooling structure comprising the steps of providing a cooling body, and bonding a mounting layer according to claim 1 to the cooling body. 15. A method of manufacturing a light emitting structure comprising the steps of providing the cooling structure according to claim 7 , and attaching on mounting areas at least two light emitting semiconductor devices.

Assignees

Inventors

Classifications

  • Package configurations · CPC title

  • Soldering of electronic components · CPC title

  • Heat spreaders, i.e. improving heat flow between laser chip and heat dissipating elements · CPC title

  • Passive cooling, e.g. where heat is removed by the housing as a whole or by a heat pipe without any active cooling element like a TEC · CPC title

  • having a vertical cavity · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9515453B2 cover?
The invention describes a mounting layer ( 200 ) for mounting at least two light emitting semiconductor devices. The mounting layer ( 200 ) comprises corner protrusion ( 205 ) and edge protrusion ( 210 ) for aligning the mounting layer ( 200 ) to the cooling structure ( 100 ). The mounting layer ( 200 ) further comprises aligning holes ( 215 ) defining mounting areas ( 270 ) for mounting the li…
Who is the assignee on this patent?
Koninklijke Philips Nv
What technology area does this patent fall under?
Primary CPC classification H01S5/02469. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Dec 06 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).