Static electricity protection circuit, electro-optic device and electronic device

US9515064B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9515064-B2
Application numberUS-201414314808-A
CountryUS
Kind codeB2
Filing dateJun 25, 2014
Priority dateJul 1, 2013
Publication dateDec 6, 2016
Grant dateDec 6, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

In a static electricity protection circuit according to the invention, a first wiring is electrically connected to a drain of a first p-type transistor and a gate and a source of a first n-type transistor; a second wiring is electrically connected to a gate and a source of the first p-type transistor, a drain of the first n-type transistor, a drain of a second p-type transistor and a gate and a source of a second n-type transistor; and a third wiring is electrically connected to a gate and a source of the second p-type transistor and a drain of the second n-type transistor.

First claim

Opening claim text (preview).

What is claimed is: 1. A static electricity protection device comprising: a first p-type transistor; a first n-type transistor; a second p-type transistor; a second n-type transistor; a low electric potential wiring supplied with a first electric potential; a signal wiring supplied with a second electric potential higher than the first electric potential; and a high electric potential wiring supplied with a third electric potential higher than both the first electric potential and the second electric potential, wherein the first electric potential is supplied to one of a source and a drain of the first p-type transistor, a gate of the first n-type transistor, and one of a source and a drain of the first n-type transistor, through the low electric potential wiring, the second electric potential is supplied to a gate of the first p-type transistor, the other one of the source and the drain of the first p-type transistor, the other one of the source and the drain of the first n-type transistor, one of a source and a drain of the second p-type transistor, a gate of the second n-type transistor, and one of a source and a drain of the second n-type transistor, through the signal wiring, the third electric potential is supplied to a gate of the second p-type transistor, the other one of the source and the drain of the second p-type transistor and the other one of the source and the drain of the second n-type transistor, through the high electric potential wiring, and the signal wiring is disposed between the low electric potential wiring and the high electric potential wiring. 2. The static electricity protection device according to claim 1 , wherein an amount of capacitance of the low electric potential wiring and an amount of capacitance of the high electric potential wiring are each larger than an amount of capacitance of the signal wiring. 3. An electro-optic device comprising the static electricity protection device according to claim 1 . 4. An electronic device comprising the static electricity protection device according to claim 1 . 5. An electronic device comprising the electro-optic device according to claim 3 . 6. The static electricity protection device according to claim 1 , wherein the gate of the first p-type transistor is connected to the gate of the second n-type transistor as a same layer wiring. 7. The static electricity protection device according to claim 1 , wherein an on-state electric current of the first p-type transistor is the same as a current of the second p-type transistor. 8. The static electricity protection device according to claim 1 , wherein an on-state electric current of the first n-type transistor is the same as a current of the second n-type transistor. 9. The static electricity protection device according to claim 1 , wherein a channel length of the first p-type transistor is the same as a channel length of the second p-type transistor. 10. The static electricity protection device according to claim 1 , wherein a channel length of the first n-type transistor is the same as a channel length of the second n-type transistor. 11. A static electricity protection device comprising: a first p-type transistor; a first n-type transistor; a second p-type transistor; a second n-type transistor; a first wiring line supplying a first electric potential; a second wiring line supplying a data signal to a panel; and a third wiring line supplying a second electric potential higher than the first electric potential, wherein the first p-type transistor is disposed between the first wiring line and the second wiring line, one of a source and a drain of the first p-type transistor and a gate of the first p-type transistor are connected to the second wiring line, and the other one of the source and the drain of the first p-type transistor is connected to the first wiring line; the first n-type transistor is disposed between the first wiring line and the second wiring line, one of a source and a drain of the first n-type transistor and a gate of the first n-type transistor are connected to the first wiring line, and the other one of the source and the drain of the first n-type transistor is connected to the second wiring line; the second p-type transistor is disposed between the third wiring line and the second wiring line, one of a source and a drain of the second p-type transistor and a gate of the second p-type transistor are connected to the third wiring line, and the other one of the source and the drain of the second p-type transistor is connected to the second wiring line; and the second n-type transistor disposed between the third wiring line and the second wiring line, one of a source and a drain of the second n-type transistor and a gate of the second n-type transistor are connected to the second wiring line, and the other one of the source and the drain of the second n-type transistor is connected to the third wiring line. 12. An electronic device comprising the static electricity protection device according to claim 11 . 13. An electro-optic device comprising the static electricity protection device according to claim 11 . 14. An electronic device comprising the electro-optic device according to claim 13 . 15. A static electricity protection device comprising: a first p-type transistor; a first n-type transistor; a second p-type transistor; a second n-type transistor; a low electric potential wiring supplied with a first electric potential; a signal wiring supplied with a second electric potential higher than the first electric potential; and a high electric potential wiring supplied with a third electric potential higher than both the first electric potential and the second electric potential, wherein the first p-type transistor is disposed between the low electric potential wiring and the signal wiring, one of a source and a drain of the first p-type transistor and a gate of the first p-type transistor are connected to the signal wiring, and the other one of the source and the drain of the first p-type transistor is connected to the low electric potential wiring; the first n-type transistor is disposed between the low electric potential wiring and the signal wiring, one of a source and a drain of the first n-type transistor and a gate of the first n-type transistor are connected to the low electric potential wiring, and the other one of the source and the drain of the first n-type transistor is connected to the signal wiring; the second p-type transistor disposed between the high electric potential wiring and the signal wiring, one of a source and a drain of the second p-type transistor and a gate of the second p-type transistor are connected to the high electric potential wiring, and the other one of the source and the drain of the second p-type transistor is connected to the signal wiring; and the second n-type transistor disposed between the high electric potential wiring and the signal wiring, one of a source and a drain of the second n-type transistor and a gate of the second n-type transistor are connected to the signal wiring, and the other one of the source and the drain of the second n-type transistor is connected to the high electric potential wiring. 16. An electronic device comprising the static electricity protection device according to claim 15 . 17. An electro-optic device comprising the static electricity protection device according to claim 15 . 18. An electronic device comprising the electro-optic device according to claim 17 .

Assignees

Inventors

Classifications

  • adapted for preventing breakage, peeling or short circuiting · CPC title

  • the substrates comprising an insulating layer on a semiconductor body, e.g. SOI (H10D86/40 take precedence) · CPC title

  • wherein the TFTs are in active matrices · CPC title

  • H10D89/811Primary

    using FETs as protective elements · CPC title

  • Electricity · mapped topic

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9515064B2 cover?
In a static electricity protection circuit according to the invention, a first wiring is electrically connected to a drain of a first p-type transistor and a gate and a source of a first n-type transistor; a second wiring is electrically connected to a gate and a source of the first p-type transistor, a drain of the first n-type transistor, a drain of a second p-type transistor and a gate and a…
Who is the assignee on this patent?
Seiko Epson Corp
What technology area does this patent fall under?
Primary CPC classification H10D89/811. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Dec 06 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).