Phase error detector and optical disc device

US9495999B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9495999-B2
Application numberUS-201514964614-A
CountryUS
Kind codeB2
Filing dateDec 10, 2015
Priority dateDec 26, 2014
Publication dateNov 15, 2016
Grant dateNov 15, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A phase error detector includes a sine wave generation circuit that generates a sine wave signal, based on a first input signal of a first period, a cosine wave generation circuit that generates a cosine wave signal, based on the first input signal, a first calculator that calculates a phase difference between the sine wave signal and a second input signal of a second period, a second calculator that calculates a phase difference between the cosine wave signal and the second input signal, and a first selection unit that outputs the phase difference calculated by the first calculator when the phase difference calculated by the second calculator is within a predetermined range, and outputs a predetermined value having a same sign as a sign of the phase difference calculated by the first calculator when the phase difference calculated by the second calculator is out of the predetermined range.

First claim

Opening claim text (preview).

What is claimed is: 1. A phase error detector comprising: a sine wave generation circuit configured to generate a sine wave signal, based on a first input signal of a first period; a cosine wave generation circuit configured to generate a cosine wave signal, based on the first input signal; a first calculator configured to calculate a phase difference between the sine wave signal and a second input signal of a second period; a second calculator configured to calculate a phase difference between the cosine wave signal and the second input signal; and a first selection unit configured to output, as a phase error, the phase difference calculated by the first calculator when the phase difference calculated by the second calculator is within a predetermined range, and outputs, as the phase error, a predetermined value having a same sign as a sign of the phase difference calculated by the first calculator when the phase difference calculated by the second calculator is out of the predetermined range. 2. The phase error detector according to claim 1 , wherein the predetermined value is an absolute value of a maximum value or a minimum value of the phase difference calculated by the first calculator. 3. The phase error detector according to claim 1 , wherein the predetermined range is a range from −90 degrees to +90 degrees. 4. The phase error detector according to claim 1 , comprising: a timing generation circuit configured to output a timing signal “1” when the phase error as the output of the first selection unit is substantially 0, and outputs a timing signal “0” when the phase error as the output of the first selection unit is not substantially 0; a low-pass filter configured to output a value obtained by smoothing the phase error output by the first selection unit when the timing signal is “0”, and hold and output the value obtained by smoothing the phase error when the timing signal is “1”, and a second selection unit configured to output input from the low-pass filter when the timing signal is “1”, and outputs the phase error output by the first selection unit when the timing signal is “0”. 5. An optical disc device comprising: a sine wave generator configured to generate a sine wave signal, based on a first input signal of a first period; a cosine wave generator configured to generate a cosine wave signal, based on the first input signal; a first calculator configured to calculate a phase difference between the sine wave signal and a second input signal of a second period; a second calculator configured to calculate a phase difference between the cosine wave signal and the second input signal; a first selection unit configured to output, as a phase error, the phase difference calculated by the first calculator when the phase difference calculated by the second calculator is within a predetermined range, and outputs, as the phase error, a predetermined value having a same sign as a sign of the phase difference calculated by the first calculator when the phase difference calculated by the second calculator is out of the predetermined range; and a clock generator configured to generate a clock, using the phase error. 6. The optical disc device according to claim 5 , further comprising: a timing generation circuit configured to output a timing signal “1” when the phase error as the output of the first selection unit is substantially 0, and outputs a timing signal “0” when the phase error as the output of the first selection unit is not substantially 0; a low-pass filter configured to output a value obtained by smoothing the phase error output by the first selection unit when the timing signal is “0”, and hold and output the value obtained by smoothing the phase error when the timing signal is “1”; and a second selection unit configured to output input from the low-pass filter when the timing signal is “1”, and outputs the phase error output by the first selection unit when the timing signal is “0”, wherein the clock generator generates the clock, using the output of the second selection unit.

Assignees

Inventors

Classifications

  • Meandering · CPC title

  • Reproducing non-user data, e.g. wobbled address, prepits, BCA · CPC title

  • wherein a phase-locked loop [PLL] is used · CPC title

  • Methods and circuits for servo gain or phase compensation during operation (for initialising servos G11B7/0945) · CPC title

  • Address in pregroove [ADIP] information · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9495999B2 cover?
A phase error detector includes a sine wave generation circuit that generates a sine wave signal, based on a first input signal of a first period, a cosine wave generation circuit that generates a cosine wave signal, based on the first input signal, a first calculator that calculates a phase difference between the sine wave signal and a second input signal of a second period, a second calculato…
Who is the assignee on this patent?
Panasonic Ip Man Co Ltd
What technology area does this patent fall under?
Primary CPC classification G11B20/1024. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Nov 15 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).