Packetizing JTAG across industry standard interfaces
US-9015542-B2 · Apr 21, 2015 · US
US9454499B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9454499-B2 |
| Application number | US-201313915325-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jun 11, 2013 |
| Priority date | Jun 11, 2013 |
| Publication date | Sep 27, 2016 |
| Grant date | Sep 27, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Techniques and configurations are disclosed herein for communication between devices. In some embodiments, a bus for communication between first and second devices may include a transmit buffer and one or more processing devices. The one or more processing devices may be configured to receive first asynchronous data from an operating system, running on a central processing unit of the first device, on an operating system signal path; transmit the first asynchronous data from the first device to the second device on a command signal path; transmit first data from the transmit buffer to the second device at a first fixed packet frequency on a transmit signal path; and receive data from the second device at a second fixed packet frequency on a receive signal path different from the transmit signal path. Other embodiments may be disclosed and/or claimed.
Opening claim text (preview).
What is claimed is: 1. A bus for communication between first and second devices, comprising: a transmit buffer; and one or more processing devices configured to: receive first asynchronous data from an operating system, running on a central processing unit of the first device, on an operating system signal path; transmit the first asynchronous data from the first device to the second device on a command signal path; transmit data from the transmit buffer to the second device at a first fixed packet frequency on a transmit signal path; receive data from the second device at a second fixed packet frequency on a receive signal path different from the transmit signal path; and transmit a reset signal to the second device on a reset signal path different from the command signal path. 2. The bus of claim 1 , further comprising: a receive buffer; wherein the one or more processing devices are further configured to: store the received data in the receive buffer; and transmit the received data from the receive buffer to the operating system of the first device on the operating system signal path. 3. The bus of claim 1 , further comprising: a receive buffer; wherein the one or more processing devices are further configured to: store the received data in the receive buffer; and transmit the received data from the receive buffer to hardware of the first device different from the central processing unit of the first device. 4. The bus of claim 1 , wherein the second device is a device handler for placing one or more devices-under-test (DUTs) in electrical contact with the first device. 5. The bus of claim 4 , wherein the second device is a device handler for placing a plurality of devices-under-test (DUTs) in electrical contact with the first device, and wherein the received data comprises interleaved packets from each of the plurality of DUTs. 6. The bus of claim 1 , wherein the transmit and receive signal paths are part of a control loop for operation of the second device. 7. The bus of claim 1 , wherein the transmit buffer is populated with data from the operating system running on the central processing unit of the first device. 8. The bus of claim 1 , wherein the transmit buffer is populated with data from a device external to the first device. 9. The bus of claim 1 , wherein the command signal path, the transmit signal path or the receive signal path comprise RS-422 transceivers in accordance with an American National Standards Institute (ANSI) standard. 10. A method of communicating between first and second devices, comprising: receiving first asynchronous data from an operating system of the first device, the first asynchronous data comprising a command; transmitting the first asynchronous data to the second device on a first command signal path; receiving second asynchronous data from the second device on a second command signal path different from the first command signal path, the second asynchronous data comprising a response to the command; receiving data from the second device on a data signal path different from the first and second command signal paths, the data comprising packets transmitted at a fixed frequency; transmitting the data to the operating system of the first device; and receiving fault information from the second device on a fault signal path different from the second command signal path. 11. The method of claim 10 , further comprising: determining a value of an identification field in a header of a packet of data received from the second device; selecting a buffer based on the determined value; and storing at least a portion of the packet in the selected buffer. 12. The method of claim 10 , further comprising: determining a value of an error field in a header of a packet of data received from the second device; and in response to determining the value of the error field, transmitting a status request to the second device on the first command signal path. 13. The method of claim 10 , further comprising: transmitting, to the second device on a first device present signal path different from the first command signal path, an indicator that the first device is not available for communication. 14. The method of claim 10 , further comprising: receiving, from the second device on a second device present signal path different from the second command signal path, an indicator that the second device is not available for communication. 15. The method of claim 10 , further comprising: transmitting a reset signal to the second device on a reset signal path different from the first command signal path. 16. The method of claim 13 , further comprising: in response to the indicator that the first device is not available for communication, disabling the first command signal path, the second command signal path, or the data signal path. 17. The method of claim 14 , further comprising: in response to the indicator that the second device is not available for communication, disabling the first command signal path, the second command signal path, or the data signal path. 18. An apparatus for communicating with a device handler, comprising: a central processing unit (CPU); machine-readable media comprising machine-readable instructions that, when executed by the CPU, cause the apparatus to: run an operating system, and run, on the operating system, a program for controlling a device handler; one or more processing devices different from the CPU; and machine-readable media comprising machine-readable instructions that, when executed by the one or more processing devices, cause the apparatus to: receive first asynchronous data from the operating system, the first asynchronous data comprising a command, transmit the first asynchronous data to the device handler on a first command signal path, receive second asynchronous data from the device handler on a second command signal path different from the first command signal path, the second asynchronous data comprising a response to the command, transmit data to the device handler on a transmit signal path different from the first and second command signal paths, the transmitted data comprising packets transmitted at a first fixed frequency, receive data from the device handler on a receive signal path different from the first and second command signal paths and different from the transmit signal path, the received data comprising packets transmitted at a second fixed packet frequency, and transmit the received data to the operating system. 19. The apparatus of claim 18 , wherein the first fixed packet frequency and the second fixed packet frequency are a same frequency. 20. The apparatus of claim 18 , further comprising: an external device signal path; wherein the machine-readable media further comprise machine-readable instructions that, when executed by the one or more processing devices, cause the apparatus to: receive data from an external device; and store the data received from the external device in a transmit buffer for transmission to the device handler on the transmit signal path. 21. The apparatus of claim 18 , wherein the transmitted data comprises temperature or pressure data for a device under test handled by the device handler. 22. The apparatus of claim 18 , wherein the transmit signal path and the receive signal paths are part of a control loop for thermal control of a device-under-test handled by the device handler.
to test buses, lines or interfaces, e.g. stuck-at or open line faults · CPC title
using bus bridges (G06F13/4022 takes precedence) · CPC title
using buffers · CPC title
in an input/output transactions management context (input/output processing in general G06F13/00) · CPC title
Means for error signaling, e.g. using interrupts, exception flags, dedicated error registers · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.