High density trench-based power MOSFETs with self-aligned active contacts and method for making such devices

Patent metadata

Field	Value
Publication number	US-9450088-B2
Application number	US-201514937636-A
Country	US
Kind code	B2
Filing date	Nov 10, 2015
Priority date	Dec 21, 2012
Publication date	Sep 20, 2016
Grant date	Sep 20, 2016

Abstract

Aspects of the present disclosure describe a high density trench-based power MOSFET with self-aligned source contacts. The source contacts are self-aligned with a first insulative spacer and a second insulative spacer, wherein the first spacer is resistant to an etching process that will selectively remove the material the second spacer is made from. It is emphasized that this abstract is provided to comply with rules requiring an abstract that will allow a searcher or other reader to quickly ascertain the subject matter of the technical disclosure. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims.

First claim

What is claimed is:

1. A method of forming a MOSFET device comprising:
a) forming a hardmask over a top surface of a semiconductor substrate of a first conductivity type, wherein the semiconductor substrate includes a lightly doped drift region formed in an upper portion of the substrate, wherein the hardmask includes first, second, and third insulator layers, wherein the second layer is sandwiched between the first and third layers, wherein the third layer is between the second layer and the top surface of the semiconductor substrate, and wherein the second layer is resistant to a first etch process that etches the material of the first and third layers, and wherein the first and third layers are resistant to a second etch process that etches the material of the second layer;
b) etching the semiconductor substrate through openings in the hardmask to form a plurality of trenches in a semiconductor substrate;
c) lining the trenches with an insulative layer;
d) disposing a conductive material in the trenches to form a plurality of gate electrodes;
e) forming insulative gate caps above the gate electrodes up to at least a level of the second layer of the hardmask, wherein the insulative gate caps are made of a material that is etched by the first etch process and resistant to the second etch process;
f) etching the first layer of the hardmask and the insulative gate caps down to a level of the second layer of the hardmask using the first etch process and removing the second layer of the hardmask using the second etch process, leaving insulative gate caps aligned with the trenches protruding above a level of the third layer of the hardmask;
g) forming a body layer in a top portion of the substrate, wherein the body layer is a second conductivity type that is opposite of the first conductivity type;
h) forming a source layer of the first conductivity type in a top portion of the body layer;
i) forming a first insulative spacer layer over the gate caps and exposed portions of the third layer of the hardmask, and anisotropically etching the first insulative spacer layer leaving portions of the first insulative spacer layer along sidewalls of the insulative gate caps as first insulative spacers;
j) forming a second insulative spacer layer over exposed portions of the third hardmask layer, the insulative gate caps and the first insulative spacers and anisotropically etching the second insulative spacer layer leaving a portion of the second insulative spacer layer along exposed sidewalls of the first insulative spacer as second insulative spacers; and
k) forming contact openings into the semiconductor substrate for source contacts using the first and second insulative spacers as a self-aligning mask.

2. The method of claim 1 , wherein forming a plurality of trenches includes forming an upper portion of the trench by etching through the openings in the hardmask and the substrate; growing a sacrificial insulative layer along the sidewalls and bottom surface of the upper portion of the trench and forming spacers on the sacrificial insulative layer along the sidewalls; forming a bottom portion of the trench by etching through the sacrificial insulative layer disposed on the bottom surface of the upper portion and through the substrate below the upper portion of the trench using the spacers as a mask; growing the lower insulative layer along the sidewalls and bottom surface of the bottom portion of the trench; removing the spacers and the sacrificial insulative layer; and growing the upper insulative along sidewalls of the upper portion of the trench.

3. The method of claim 1 , wherein the hardmask is an oxide-nitride-oxide hardmask in which the first and third layers are made of an oxide material and the second layer is made of a nitride material.

4. The method of claim 1 , wherein the first insulative spacer layer is deposited onto the surface with a CVD process.

5. The method of claim 4 , wherein the first insulative spacer layer includes an oxide formed with a tetraethylorthosilicate (TEOS) gas.

6. The method of claim 1 , wherein the first insulative spacer layer is made of the same material as the insulative gate cap.

7. The method of claim 1 , wherein the first insulative spacer layer is resistant to the second anisotropic etch process.

8. The method of claim 7 , wherein the first insulative spacers are made of the same material as the first and third layers of the hardmask.

9. The method of claim 7 , wherein anisotropically etching the first insulative spacer layer further comprises etching through portions of the third layer of the hardmask that are below the portions of the first insulative spacer layer is etched away, such that portions of the top surface of the semiconductor substrate are exposed.

10. The method of claim 9 , further comprising:
growing a pad insulation layer over the portions of the top surface of the semiconductor substrate that are exposed.

11. The method of claim 1 , wherein the first insulative spacer layer is approximately 1,100 Å thick.

12. The method of claim 1 , wherein the first insulative spacer and the second insulative spacer are made from the same material.

13. The method of claim 12 , wherein the first insulative spacer and the second insulative spacer are made from a nitride material.

14. The method of claim 1 , wherein the first insulative spacers are approximately 1000 Å thick.

15. The method of claim 1 , wherein the first insulative spacer layer is made of an oxide.

16. The method of claim 15 , wherein the second insulative spacer layer is made of a nitride.

17. The method of claim 15 , wherein the second insulated spacer layer is disposed onto the surface with a CVD process.

18. The method of claim 15 , wherein the second insulative spacer layer is approximately 300 Å thick.

19. The method of claim 1 , wherein forming the plurality of trenches in the substrate further includes forming one or more gate pickup trenches.

20. The method of claim 19 , wherein disposing a conductive material in the trenches further includes disposing the conductive material in the gate pickup trenches to form gate pickup electrodes.

21. The method of claim 1 , further comprising:
forming an electrostatic discharge (ESD) protection electrode above the second layer of the hard mask before it is removed by depositing a layer of conductive material over the nitride layer and by applying an ESD mask and an ESD etching process.

22. The method of claim 21 , further comprising oxidizing the surface of the ESD protection electrode before removing the second layer of the hardmask.

23. The method of claim 1 , further comprising:
forming one or more body clamp (BCL) structures after the second layer of the hardmask is removed, wherein the BCL structures are formed with two or more dopant implantation processes.

24. The method of claim 23 , wherein a first BCL dopant implant process comprises implanting a high concentration of dopants of the second conductivity type at approximately 40 keV, and a second BCL dopant implant process comprises implanting dopants of the second conductivity type at approximately 100 keV.

25. The method of claim 23 further comprising, forming a Schottky contact with the BCL structures.

26. The method of claim 1 , wherein contact openings into the semiconductor substrate for source contacts are formed sufficiently close to each other that_active devices in the MOSFE

Assignees

• Alpha & Omega Semiconductor

Inventors

• Lee Yeeheng
• Chang Hong
• Kim Jongoh
• Lui Sik
• Yilmaz Hamza
• Bobde Madhur
• Calafut Daniel
• Chen John

Classifications

• H10P50/692

  characterised by their composition, e.g. multilayer masks or materials · CPC title

• H10D64/01324

  characterised by the sectional shape, e.g. T or inverted-T · CPC title

• H10W44/20

  at high-frequency [HF] or radio frequency [RF] · CPC title

• H10D64/2527

  for vertical devices wherein the source or drain electrodes are recessed in semiconductor bodies · CPC title

• H10D30/0293

  using formation of insulating sidewall spacers · CPC title