Methods, systems, and articles of manufacture for back annotating and visualizing parasitic models of electronic designs

US9449130B1 · US · B1

Patent metadata
FieldValue
Publication numberUS-9449130-B1
Application numberUS-201615069881-A
CountryUS
Kind codeB1
Filing dateMar 14, 2016
Priority dateAug 5, 2014
Publication dateSep 20, 2016
Grant dateSep 20, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Various embodiments automatically back annotate an electronic design representation by inserting complex model instances in the representation and interconnecting the model instances with one or more interconnect models. Identifications of ports in a first representation may be associated or updated with identifications of corresponding ports in a second representation. Annotating the first representation may also include associating or stitching parasitic information from the second representation with or in the first representation. A model is used to represent a vectored net by splitting a vectored net with a vectored net identification into multiple scalared net segments each having its own scalared net identification. Some aspects automatically generate a display for visualizing results of annotating an electronic design with complex models. Some of these aspects may further include parasitic information and analysis results in the display.

First claim

Opening claim text (preview).

We claim: 1. A computer implemented method for processing an annotated electronic design, comprising: using at least one processor or at least one processor core to perform a process the process comprising: identifying at least a portion of an electronic design; receiving a request to perform one or more operations on the portion of the electronic design; determining one or more probes in response to the request; and generating and displaying an annotated view for the at least the portion of the electronic design in a user interface with at least in part upon the one or more probes. 2. The computer implemented method of claim 1 , the process further comprising: identifying one or more circuit components in response to the request for the at least the portion of the electronic design; and determining one or more models for the one or more circuit components, wherein the one or more models for the one or more circuit components include at least one complex model. 3. The computer implemented method of claim 2 , the act of determining the one or more probes in response to the request comprising at least one of: determining a total number of the one or more probes based at least in part upon the one or more models for the one or more circuit components; determining respective locations in the of the one or more probes in the portion of the electronic design; and determining one or more groups of the one or more probes. 4. The computer implemented method of claim 1 , the process further comprising: determining an internal, annotated view for the at least the portion of the electronic design, wherein the internal, annotated view is different from the annotated view for the at least the portion of the electronic design. 5. The computer implemented method of claim 1 , the process further comprising: determining information based at least in part upon the one or more probes. 6. The computer implemented method of claim 5 , the process further comprising: determining at least a first part of the information at a node which a first probe of the one or more probes is situated at or associated with. 7. The computer implemented method of claim 5 , the process further comprising: determining at least a second part of the information for at least one circuit component that is situated between two probes of the one or more probes, wherein the circuit component comprises a net segment or a device. 8. The computer implemented method of claim 5 , the process further comprising: storing at least some of the information or the one or more probes in a simulation profile, wherein the information comprises at least some of electrical information of one or more circuit components, parasitic information of one or more circuit components, analysis or simulation results, timing information, one or more analysis parameters or corners, input data for one or more simulations or analyses, and the information belongs to a same domain as the electronic design, to at least two different domains, or to at least two different design fabrics. 9. A system for processing an annotated electronic design, comprising: non-transitory memory storing thereupon computer code; at least one processor or at least one processor core that executes the computer code to identify at least a portion of an electronic design, to receive a request to perform one or more operations on the portion of the electronic design, to determine one or more probes in response to the request, and to generate and displaying an annotated view for the at least the portion of the electronic design in a user interface with at least in part upon the one or more probes. 10. The system of claim 9 , wherein the at least one processor or at least one processor core further executes the computer code to identify one or more circuit components in response to the request for the at least the portion of the electronic design, and to determine one or more models for the one or more circuit components, wherein the one or more models for the one or more circuit components include at least one complex model. 11. The system of claim 10 , wherein the at least one processor or at least one processor core further executes the computer code to determine a total number of the one or more probes based at least in part upon the one or more models for the one or more circuit components, to determine respective locations in the of the one or more probes in the portion of the electronic design, and to determine one or more groups of the one or more probes. 12. The system of claim 9 , wherein the at least one processor or at least one processor core further executes the computer code to determine an internal, annotated view for the at least the portion of the electronic design, wherein the internal, annotated view is different from the annotated view for the at least the portion of the electronic design. 13. The system of claim 9 , wherein the at least one processor or at least one processor core further executes the computer code to determine information based at least in part upon the one or more probes, and the at least one processor or at least one processor core further executes the computer code to determine at least a first part of the information at a node which a first probe of the one or more probes is situated at or associated with, or to determine at least a second part of the information for at least one circuit component that is situated between two probes of the one or more probes, wherein the circuit component comprises a net segment or a device. 14. The system of claim 13 , wherein the at least one processor or at least one processor core further executes the computer code to store at least some of the information or the one or more probes in a simulation profile, wherein the information comprises at least some of electrical information of one or more circuit components, parasitic information of one or more circuit components, analysis or simulation results, timing information, one or more analysis parameters or corners, input data for one or more simulations or analyses, and the information belongs to a same domain as the electronic design, to at least two different domains, or to at least two different design fabrics. 15. An article of manufacture comprising a non-transitory computer readable storage medium storing thereupon a sequence of instructions which, when executed by at least one processor or at least one processor core, causes the at least one processor or the at least one processor core to perform a set of acts for processing an annotated electronic design, the set of acts comprising: using at least one processor or at least one processor core to perform a process the process comprising: identifying at least a portion of an electronic design; receiving a request to perform one or more operations on the portion of the electronic design; determining one or more probes in response to the request; and generating and displaying an annotated view for the at least the portion of the electronic design in a user interface with at least in part upon the one or more probes. 16. The article of manufacture of claim 15 , the set of acts further comprising: identifying one or more circuit components in response to the request for the at least the portion of the electronic design; and determining one or more models for the one or more circuit components, wherein the one or more models for the one or more circuit components include at least one complex model. 17. The article of manufacture of claim 16 , the act of determining the one or

Assignees

Inventors

Classifications

  • Design optimisation, verification or simulation (optimisation, verification or simulation of circuit designs G06F30/30) · CPC title

  • Multi-objective optimisation, e.g. Pareto optimisation using simulated annealing [SA], ant colony algorithms or genetic algorithms [GA] · CPC title

  • CAD in a network environment, e.g. collaborative CAD or distributed simulation · CPC title

  • Symbolic schematics · CPC title

  • Chip packaging · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9449130B1 cover?
Various embodiments automatically back annotate an electronic design representation by inserting complex model instances in the representation and interconnecting the model instances with one or more interconnect models. Identifications of ports in a first representation may be associated or updated with identifications of corresponding ports in a second representation. Annotating the first rep…
Who is the assignee on this patent?
Cadence Design Systems Inc
What technology area does this patent fall under?
Primary CPC classification G06F30/33. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Sep 20 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).