Dynamically calibrating the offset of a receiver with a decision feedback equalizer (DFE) while performing data transport operations

US9444657B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9444657-B2
Application numberUS-201313938260-A
CountryUS
Kind codeB2
Filing dateJul 10, 2013
Priority dateJul 10, 2013
Publication dateSep 13, 2016
Grant dateSep 13, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Dynamically calibrating an offset of a receiver with a DFE while performing data transport operations, the DFE comprising a plurality of independent data transport banks, at least one data transport bank operating a data transport mode and at least one data transport bank operating in a calibration mode, including: iteratively, while carrying out data transport operations: utilizing the data transport bank operating in the data transport mode to perform data transport operations; calibrating the data transport bank operating in the calibration mode; and upon completing calibration of the data transport bank operating in the calibration mode, switching the mode of each data transport bank.

First claim

Opening claim text (preview).

What is claimed is: 1. A method of dynamically calibrating an offset of a receiver with a Decision Feedback Equalizer (‘DFE’) while performing data transport operations, the DFE comprising a plurality of independent data transport banks, at least one data transport bank operating a data transport mode and at least one data transport bank operating in a calibration mode, the method comprising: iteratively, while carrying out data transport operations: utilizing the data transport bank operating in the data transport mode to perform data transport operations; calibrating the data transport bank operating in the calibration mode; and switching the mode of each data transport bank upon completing calibration of the data transport bank operating in the calibration mode, wherein switching the mode of each data transport bank comprises switching the mode of the data transport bank operating in the calibration mode to the data transport mode and switching the mode of the data transport bank operating in the data transport mode to the calibration mode. 2. The method of claim 1 further comprising performing a global calibration during initialization of the receiver. 3. The method of claim 2 wherein performing a global calibration during initialization of the receiver further comprises: determining an amount of offset voltage introduced by one or more amplifiers that are not included in any data transport bank; and applying a counteracting voltage in dependence upon the amount of offset voltage introduced by the one or more amplifiers that are not included in any data transport bank. 4. The method of claim 1 wherein calibrating the data transport bank operating in the calibration mode further comprises: determining an amount of offset voltage introduced by one or more summing amplifiers, buffers, and latches in the data transport bank operating in the calibration mode; and applying a counteracting voltage in dependence upon the amount of offset voltage introduced by the one or more summing amplifiers, buffers, and latches in the data transport bank operating in the calibration mode. 5. The method of claim 1 wherein switching the mode of each data transport bank further comprises altering a value of a mode input signal for each data transport bank. 6. The method of claim 1 wherein each data transport bank includes a plurality of data transport paths. 7. Apparatus for dynamically calibrating an offset of a receiver with a Decision Feedback Equalizer (‘DFE’) while performing data transport operations, the DFE comprising a plurality of independent data transport banks, at least one data transport bank operating a data transport mode and at least one data transport bank operating in a calibration mode, the apparatus comprising a computer processor, a computer memory operatively coupled to the computer processor, the computer memory having disposed within it computer program instructions that, when executed, cause the apparatus to carry out the steps of: iteratively, while carrying out data transport operations: utilizing the data transport bank operating in the data transport mode to perform data transport operations; calibrating the data transport bank operating in the calibration mode; and switching the mode of each data transport bank upon completing calibration of the data transport bank operating in the calibration mode, wherein switching the mode of each data transport bank comprises switching the mode of the data transport bank operating in the calibration mode to the data transport mode and switching the mode of the data transport bank operating in the data transport mode to the calibration mode. 8. The apparatus of claim 7 further comprising computer program instructions that, when executed, cause the apparatus to carry out the step of performing a global calibration during initialization of the receiver. 9. The apparatus of claim 8 wherein performing a global calibration during initialization of the receiver further comprises: determining an amount of offset voltage introduced by one or more amplifiers that are not included in any data transport bank; and applying a counteracting voltage in dependence upon the amount of offset voltage introduced by the one or more amplifiers that are not included in any data transport bank. 10. The apparatus of claim 7 wherein calibrating the data transport bank operating in the calibration mode further comprises: determining an amount of offset voltage introduced by one or more summing amplifiers, buffers, and latches in the data transport bank operating in the calibration mode; and applying a counteracting voltage in dependence upon the amount of offset voltage introduced by the one or more summing amplifiers, buffers, and latches in the data transport bank operating in the calibration mode. 11. The apparatus of claim 7 wherein switching the mode of each data transport bank further comprises altering a value of a mode input signal for each data transport bank. 12. The apparatus of claim 7 wherein each data transport bank includes a plurality of data transport paths. 13. A non-transitory, computer readable storage medium for dynamically calibrating an offset of a receiver with a Decision Feedback Equalizer (‘DFE’) while performing data transport operations, the DFE comprising a plurality of independent data transport banks, at least one data transport bank operating a data transport mode and at least one data transport bank operating in a calibration mode, the non-transitory, computer readable storage medium storing computer program instructions that, when executed, cause a computer to carry out the steps of: iteratively, while carrying out data transport operations: utilizing the data transport bank operating in the data transport mode to perform data transport operations; calibrating the data transport bank operating in the calibration mode; and switching the mode of each data transport bank upon completing calibration of the data transport bank operating in the calibration mode, wherein switching the mode of each data transport bank comprises switching the mode of the data transport bank operating in the calibration mode to the data transport mode and switching the mode of the data transport bank operating in the data transport mode to the calibration mode. 14. The non-transitory, computer readable storage medium of claim 13 further comprising computer program instructions that, when executed, cause the computer to carry out the steps of performing a global calibration during initialization of the receiver. 15. The non-transitory, computer readable storage medium of claim 14 wherein performing a global calibration during initialization of the receiver further comprises: determining an amount of offset voltage introduced by one or more amplifiers that are not included in any data transport bank; and applying a counteracting voltage in dependence upon the amount of offset voltage introduced by the one or more amplifiers that are not included in any data transport bank. 16. The non-transitory, computer readable storage medium of claim 13 wherein calibrating the data transport bank operating in the calibration mode further comprises: determining an amount of offset voltage introduced by one or more summing amplifiers, buffers, and latches in the data transport bank operating in the calibration mode; and applying a counteracting voltage in dependence upon the amount of offset voltage introduced by the one or more summing amplifiers, buffers, and latches in the data transport bank operating in the calibration mode.

Assignees

Inventors

Classifications

  • with a recursive structure (H04L25/03031 takes precedence) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9444657B2 cover?
Dynamically calibrating an offset of a receiver with a DFE while performing data transport operations, the DFE comprising a plurality of independent data transport banks, at least one data transport bank operating a data transport mode and at least one data transport bank operating in a calibration mode, including: iteratively, while carrying out data transport operations: utilizing the data tr…
Who is the assignee on this patent?
IBM
What technology area does this patent fall under?
Primary CPC classification H04L25/03057. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Sep 13 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).