Semiconductor to metal transition

US9443971B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9443971-B2
Application numberUS-201514940797-A
CountryUS
Kind codeB2
Filing dateNov 13, 2015
Priority dateNov 14, 2014
Publication dateSep 13, 2016
Grant dateSep 13, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A semiconductor device includes a diffusion barrier layer, a first semiconductor region having first charge carriers of a first conductivity type and a second semiconductor region having second charge carriers. The first semiconductor region includes a transition region in contact with the second semiconductor region, the transition region having a first concentration of the first charge carriers, a contact region in contact with the diffusion barrier layer, the contact region having a second concentration of the first charge carriers, wherein the second concentration is higher than the first concentration, and a damage region between the contact region and the transition region. The damage region is configured for reducing the lifetime and/or the mobility of the first charge carriers of the damage region as compared to the lifetime and/or the mobility of the first charge carriers of the contact region and the transition region.

First claim

Opening claim text (preview).

What is claimed is: 1. A semiconductor device comprising a diffusion barrier layer, a first semiconductor region having first charge carriers of a first conductivity type and a second semiconductor region having second charge carriers, wherein the first semiconductor region comprises: a transition region in contact with the second semiconductor region, the transition region having a first concentration of the first charge carriers; a contact region in contact with the diffusion barrier layer, the contact region having a second concentration of the first charge carriers, wherein the second concentration is higher than the first concentration; and a damage region between the contact region and the transition region, the damage region being configured to reduce the lifetime and/or the mobility of the first charge carriers of the damage region as compared to the lifetime and/or the mobility of the first charge carriers of the contact region and the transition region. 2. The semiconductor device of claim 1 , wherein the contact region is doped with a contact region doping material, the contact region doping material comprising at least one of boron and phosphorus, wherein the contact region doping material establishes a presence the first charge carriers in the contact region. 3. The semiconductor device of claim 1 , wherein the damage region is doped with a damage region doping material, the damage region doping material comprising at least one of germanium, silicon, carbon, helium, neon, argon, xenon, and krypton. 4. The semiconductor device of claim 3 , wherein the damage region doping material is not activated. 5. The semiconductor device of claim 1 , wherein the transition region and the contact region are doped with a same contact region doping material, and wherein the contact region doping material included in the transition region establishes a presence of the first charge carriers in the transition region. 6. The semiconductor device of claim 1 , wherein the diffusion barrier layer comprises at least one of titanium, tungsten, titanium tungsten, titanium nitride, nickel, tantalum, tantalum nitride, and ruthenium. 7. The semiconductor device of claim 1 , further comprising a metallization layer in contact with the diffusion barrier layer and configured for being contacted by an external contactor, wherein the diffusion barrier layer is arranged between the metallization layer and the first semiconductor region. 8. The semiconductor device of claim 7 , wherein the metallization layer comprises at least one of copper, aluminum, aluminum copper, aluminum silicon copper, palladium, molybdenum, nickel, nickel phosphorus, silver, and gold. 9. The semiconductor device of claim 1 , wherein the second semiconductor region is doped with a second semiconductor region doping material, the second semiconductor region doping material establishing a presence of the second charge carriers. 10. The semiconductor device of claim 9 , wherein the second semiconductor region doping material comprises at least one of phosphorus, arsenic and antimony. 11. The semiconductor device of claim 1 , wherein the damage region has, in a direction of a flow of a load current conducted by the semiconductor device, a thickness in a range of 50 nm to 1000 nm. 12. The semiconductor device of claim 1 , wherein the contact region has, in a direction of a flow of a load current conducted by the semiconductor device, a thickness in the range of 50 nm to 1000 nm. 13. The semiconductor device of claim 1 , wherein the transition region has, in a direction of a flow of a load current conducted by the semiconductor device, a thickness in the range of 200 nm to 10000 nm. 14. The semiconductor device of claim 1 , wherein the second concentration of the first charge carriers in the contact region is at least 50 times as high as the first concentration of the first charge carriers in the transition region. 15. The semiconductor device of claim 1 , wherein the damage region extends, in a direction of a flow of a load current conducted by the semiconductor device, deeper into the first semiconductor region than the contact region, and wherein the transition region extends deeper into the first semiconductor region than the damage region. 16. A semiconductor component to metal contact transition, the metal contact comprising: a diffusion barrier layer; a metallization layer in contact with the diffusion barrier layer and configured for being contacted by an external contactor and for receiving a load current via the external contactor and for feeding the received load current into the diffusion barrier layer, wherein the semiconductor component comprises: a first semiconductor region having first charge carriers of a first conductivity type; and a second semiconductor region having second charge carriers; wherein the first semiconductor region comprises: a transition region in contact with the second semiconductor region, the transition region having a first concentration of the first charge carriers; a contact region in contact with the diffusion barrier layer, the contact region having a second concentration of the first charge carriers, the second concentration being higher than the first concentration; a damage region between the contact region and the transition region, the damage region being configured for reducing the lifetime and/or the mobility of the first charge carriers of the damage region as compared to the lifetime and/or the mobility of the first charge carriers of the contact region and the transition region. 17. A method of manufacturing a semiconductor device, the method comprising: providing a first semiconductor region having first charge carriers of a first conductivity type and a second semiconductor region having second charge carriers, wherein the first semiconductor region comprises a transition region in contact with the second semiconductor region, the transition region having a first concentration of the first charge carriers; creating, in the first semiconductor region, a contact region having a second concentration of the first charge carriers that is higher than the first concentration; creating, in the first semiconductor region, a damage region configured for reducing the lifetime and/or the mobility of the first charge carriers of the damage region as compared to the lifetime and/or the mobility of the first charge carriers of the contact region and the transition region; and depositing a diffusion barrier layer on the first semiconductor region, the diffusion barrier layer being in contact with the contact region. 18. The method of claim 17 , wherein creating the damage region comprises applying a damage implantation of a damage region doping material between the contact region and the transition region. 19. The method of claim 18 , wherein the damage doping material is not activated during manufacturing of the semiconductor device. 20. The method of claim 18 , wherein the damage region doping material comprises at least one of germanium, silicon, carbon, helium, neon, argon, xenon, and krypton, and wherein an implantation dose of the damage implantation is in the range of 10 11 cm −2 to 10 15 cm −2 .

Assignees

Inventors

Classifications

  • of electrically inactive species · CPC title

  • into Group IV semiconductors · CPC title

  • the conductive layers comprising transition metals · CPC title

  • of electrodes ohmically coupled to a semiconductor · CPC title

  • further characterised by the dopants · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9443971B2 cover?
A semiconductor device includes a diffusion barrier layer, a first semiconductor region having first charge carriers of a first conductivity type and a second semiconductor region having second charge carriers. The first semiconductor region includes a transition region in contact with the second semiconductor region, the transition region having a first concentration of the first charge carrie…
Who is the assignee on this patent?
Infineon Technologies Ag
What technology area does this patent fall under?
Primary CPC classification H10D62/53. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Sep 13 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).