Trench process and structure for backside contact solar cells with polysilicon doped regions

US9437763B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9437763-B2
Application numberUS-201514945931-A
CountryUS
Kind codeB2
Filing dateNov 19, 2015
Priority dateJun 12, 2008
Publication dateSep 6, 2016
Grant dateSep 6, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A solar cell includes polysilicon P-type and N-type doped regions on a backside of a substrate, such as a silicon wafer. A trench structure separates the P-type doped region from the N-type doped region. Each of the P-type and N-type doped regions may be formed over a thin dielectric layer. The trench structure may include a textured surface for increased solar radiation collection. Among other advantages, the resulting structure increases efficiency by providing isolation between adjacent P-type and N-type doped regions, thereby preventing recombination in a space charge region where the doped regions would have touched.

First claim

Opening claim text (preview).

What is claimed is: 1. A solar cell, comprising: a solar cell substrate having a front side configured to face the sun during normal operation and a backside opposite the front side; a P-type doped region and an N-type doped region of the solar cell over the solar cell substrate; a first dielectric between the solar cell substrate and the P-type and N-type doped regions; a trench separating the P-type doped region and the N-type doped region and at least partially dividing the first dielectric, wherein a surface of the trench is textured; and a second dielectric formed over the surface of the trench. 2. The solar cell of claim 1 , further comprising a third dielectric formed in the trench over the second dielectric. 3. The solar cell of claim 2 , wherein the third dielectric comprises silicon nitride. 4. The solar cell of claim 1 , wherein the second dielectric comprises thermal oxide. 5. The solar cell of claim 1 , wherein the P-type and N-type doped regions comprise polysilicon. 6. The solar cell of claim 1 , wherein the solar cell substrate comprises silicon. 7. The solar cell of claim 6 , wherein the silicon is N-type. 8. The solar cell of claim 1 , wherein the first dielectric comprises silicon dioxide. 9. The solar cell of claim 1 , wherein the second dielectric comprises silicon dioxide. 10. The solar cell of claim 1 , further comprising interdigitated metal contact fingers electrically coupled to the P-type and N-type doped regions. 11. A semiconductor device, comprising: a P-type doped region and an N-type doped region formed on a backside of a solar cell substrate, wherein the P-type and N-type doped regions are formed over a first dielectric; a trench structure separating the P-type doped region and the N-type doped region and at least partially dividing the first dielectric, wherein a surface of the trench structure is textured; and a second dielectric formed on the surface of the trench structure. 12. The semiconductor device of claim 11 , further comprising a third dielectric formed on the second dielectric in the trench structure. 13. The semiconductor device of claim 12 , further comprising metal contacts electrically coupled to the P-type and N-type doped regions through the third dielectric. 14. The semiconductor device of claim 11 , wherein the solar cell substrate comprises silicon. 15. The semiconductor device of claim 14 , wherein the silicon is N-type. 16. The semiconductor device of claim 11 , wherein the P-type doped region and the N-type doped region comprise polysilicon. 17. A method of fabricating a solar cell, the method comprising: forming a first dielectric on a silicon substrate; forming a P-type doped region and an N-type doped region over the first dielectric; forming a trench separating the P-type doped region from the N-type doped region and at least partially separating the first dielectric; texturing a surface of the trench; and forming a second dielectric over the surface of the trench. 18. The method of claim 17 , further comprising: forming a third dielectric over the second dielectric in the trench. 19. The method of claim 17 , wherein said forming the trench includes laser trenching to separate the P-type doped region from the N-type doped region. 20. The method of claim 17 , wherein the second dielectric comprises thermal oxide.

Assignees

Inventors

Classifications

  • Monocrystalline silicon PV cells · CPC title

  • Polycrystalline silicon PV cells · CPC title

  • including only Group IV materials · CPC title

  • for photovoltaic devices or modules · CPC title

  • of the substrates or of layers on substrates, e.g. textured ITO layer on a glass substrate · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9437763B2 cover?
A solar cell includes polysilicon P-type and N-type doped regions on a backside of a substrate, such as a silicon wafer. A trench structure separates the P-type doped region from the N-type doped region. Each of the P-type and N-type doped regions may be formed over a thin dielectric layer. The trench structure may include a textured surface for increased solar radiation collection. Among other…
Who is the assignee on this patent?
Sunpower Corp
What technology area does this patent fall under?
Primary CPC classification H10F77/311. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Sep 06 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).