Chip-inlaid flooring material using PLA resin

US9422729B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9422729-B2
Application numberUS-201113978498-A
CountryUS
Kind codeB2
Filing dateJun 13, 2011
Priority dateJun 13, 2011
Publication dateAug 23, 2016
Grant dateAug 23, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Disclosed herein is a chip inlaid flooring material using a PLA resin. The chip inlaid flooring material includes a chip inlaid layer, a dimension stabilizing layer, and a base layer, from the top of the flooring material, wherein at least one of the chip inlaid layer and the base layer includes polylactic acid (PLA) resin as a binder.

First claim

Opening claim text (preview).

The invention claimed is: 1. A chip inlaid flooring material using a PLA resin, comprising: a chip inlaid layer; and a base layer, from the top of the flooring material, wherein at least one of the chip inlaid layer and the base layer comprises a polylactic acid (PLA) resin as a binder; wherein the chip inlaid flooring material further comprises a fabric layer on a rear side of the base layer, wherein the fabric layer comprises at least one of jute, white hemp, cotton, and polyester; wherein the chip inlaid flooring material further comprises a dimension stabilizing layer between the chip inlaid layer and the base layer, wherein the dimension stabilizing layer comprises glass fiber impregnated into at least one of an acrylic resin, a melamine resin or a PLA resin; wherein the base layer further comprises a non-phthalate plasticizer, and an acrylic copolymer as a melt strength enhancer; wherein the PLA resin comprises an amorphous PLA resin or a mixture of crystalline PLA resin and amorphous PLA resin; and wherein the chip inlaid layer comprises 100 to 200 parts by weight of at least one selected from the group consisting of wood flour and chaff, and 10 to 20 parts by weight of pine resin, based on 100 parts by weight of the PLA resin. 2. The chip inlaid flooring material according to claim 1 , further comprising: a surface treatment layer on a surface of the chip inlaid layer, the surface treatment layer comprising polyurethane, urethane acrylate, or wax. 3. The chip inlaid flooring material according to claim 1 , further comprising: a bonding layer between the base layer and the fabric layer. 4. The chip inlaid flooring material according to claim 1 , wherein the chip inlaid layer has a thickness of 0.3 mm to 3.0 mm. 5. The chip inlaid flooring material according to claim 1 , wherein the chip inlaid layer further comprises at least one of a non-phthalate plasticizer, an acrylic copolymer as processing aids in the PLA resin and an anti-hydrolysis agent in addition to the PLA resin. 6. The chip inlaid flooring material according to claim 5 , wherein the acrylic copolymer has a weight average molecular weight (Mw) ranging from 800,000 to 6,000,000. 7. The chip inlaid flooring material according to claim 5 , wherein the anti-hydrolysis agent comprises carbodiimide or oxazoline. 8. The chip inlaid flooring material according to claim 5 , wherein the chip inlaid layer further comprises at least one of 5 to 100 parts by weight of the non-phthalate plasticizer, 0.1 to 20 parts by weight of the acrylic copolymer, 0.01 to 10 parts by weight of at least one of stearic acid and higher fatty acids as lubricants, 0.01 to 10 parts by weight of an acrylic resin, 10 parts by weight or less of the anti-hydrolysis agent, 500 parts by weight or less of calcium carbonate (CaCO 3 ), and 50 parts by weight or less of titanium dioxide (TiO 2 ), based on 100 parts by weight of the PLA resin. 9. The chip inlaid flooring material according to claim 1 , further comprising: a transparent layer on the chip inlaid layer. 10. The chip inlaid flooring material according to claim 9 , further comprising: a surface treatment layer formed on the transparent layer, the surface treatment layer comprising polyurethane, urethane acrylate, or wax. 11. The chip inlaid flooring material according to claim 9 , wherein the transparent layer comprises a PLA resin or an acrylic resin as a binder. 12. The chip inlaid flooring material according to claim 11 , wherein the transparent layer further comprises at least one of ATBC as a non-phthalate plasticizer, an acrylic copolymer as processing aids and an anti-hydrolysis agent in the PLA resin or the acrylic resin. 13. A chip inlaid flooring material using a PLA resin, comprising a chip inlaid layer and a fabric layer from the top of the flooring material, wherein the chip inlaid layer comprises a PLA resin as a binder and a plurality of chips dispersed therein; wherein the chip inlaid flooring material further comprises a fabric layer on a rear side of the base layer, wherein the fabric layer comprises at least one of jute, white hemp, cotton, and polyester; wherein the chip inlaid flooring material further comprises a dimension stabilizing layer between the chip inlaid layer and the base layer, wherein the dimension stabilizing layer comprises glass fiber impregnated into at least one of an acrylic resin, a melamine resin or a PLA resin; wherein the base layer further comprises a non-phthalate plasticizer, and an acrylic copolymer as a melt strength enhancer; wherein the PLA resin comprises an amorphous PLA resin or a mixture of crystalline PLA resin and amorphous PLA resin; and wherein the chip inlaid layer comprises 100 to 200 parts by weight of at least one selected from the group consisting of wood flour and chaff, and 10 to 20 parts by weight of pine resin, based on 100 parts by weight of the PLA resin. 14. The chip inlaid flooring material according to claim 13 , further comprising: a transparent layer formed on the chip inlaid layer. 15. The chip inlaid flooring material according to claim 14 , further comprising: a surface treatment layer formed on the transparent layer or the chip inlaid layer, the surface treatment layer comprising polyurethane, urethane acrylate, or wax.

Assignees

Inventors

Classifications

  • on synthetic resin layer or on natural or synthetic rubber layer · CPC title

  • using interposed adhesives or interposed materials with bonding properties · CPC title

  • Floor coverings (B32B2419/04 takes precedence) · CPC title

  • Polymeric coating · CPC title

  • next to a fibrous or filamentary layer · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9422729B2 cover?
Disclosed herein is a chip inlaid flooring material using a PLA resin. The chip inlaid flooring material includes a chip inlaid layer, a dimension stabilizing layer, and a base layer, from the top of the flooring material, wherein at least one of the chip inlaid layer and the base layer includes polylactic acid (PLA) resin as a binder.
Who is the assignee on this patent?
Kwon Hyun-Jong, Kim Ji-Young, Park Ki-Bong, and 7 more
What technology area does this patent fall under?
Primary CPC classification E04F15/12. Mapped technology areas include Fixed Constructions.
When was this patent published?
Publication date Tue Aug 23 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).