Intrinsic memory block health monitoring

US9406396B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9406396-B2
Application numberUS-201414560698-A
CountryUS
Kind codeB2
Filing dateDec 4, 2014
Priority dateDec 4, 2014
Publication dateAug 2, 2016
Grant dateAug 2, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A memory system or flash card may monitor the health of memory and the user data stored by detecting and storing a number of bits in error for each block. This detection can be used to determine where user data should be programmed and which blocks should be cycled. The erratic bits are detected after a programming and the listing for each block is updated. When the erratic bits exceed a threshold for a particular block, that block may be cycled or retired.

First claim

Opening claim text (preview).

We claim: 1. A method for monitoring memory health, the method comprising: executing a program operation to write data to one or more pages in a memory block; recording a count of erratic bits for each of the one or more pages for the program operation; comparing the count of erratic bits with a threshold; and recycling blocks where the erratic bits exceed the threshold from the comparison. 2. The method of claim 1 wherein the recording comprises a read operation that verifies the program operation. 3. The method of claim 1 wherein the recording is stored in the memory. 4. The method of claim 1 wherein the recording is temporarily stored in random access memory for quicker access. 5. The method of claim 1 wherein the recording comprises a listing of erratic bit count for each page. 6. The method of claim 1 wherein the threshold comprises a cumulative average. 7. The method of claim 6 wherein the cumulative average is the total number of erratic bits for a plurality of the blocks divided by a total number of the plurality of the blocks. 8. The method of claim 1 wherein the memory comprises a three-dimensional (3D) memory configuration, and wherein a controller is associated with operation of the memory blocks. 9. The method of claim 1 wherein an erratic bit comprises a bit that is programmed to an incorrect state. 10. The method of claim 9 wherein the incorrect state comprises an overlapping state between two states. 11. The method of claim 1 wherein the recycling comprises replacing blocks when the erratic bit count for the block exceeds the threshold. 12. A storage device comprising: a state machine that calculates erratic bits for a page following a program operation; an erratic program module that records a count of the erratic bits for each page; and a media management layer that utilizes the recorded count of the erratic bits for cycling blocks, wherein the blocks that are selected for recycling are those blocks whose cumulative erratic bit count for each page in that block exceeds a threshold. 13. The storage device of claim 12 wherein the state machine, the erratic program module, and the media management layer are part of a controller with the storage device. 14. The storage device of claim 13 wherein the program operation is received from a host device to the controller. 15. The storage device of claim 12 wherein the threshold comprises a total number of erratic bits for a plurality of the blocks divided by a total number of the plurality of the blocks. 16. The storage device of claim 12 wherein the threshold is dynamic and can be adjusted to increase or reduce the recycling of blocks. 17. The storage device of claim 12 wherein the recording of the count is to a table that is stored in the storage device. 18. A method for monitoring a health of a memory device comprising blocks for storage, the method comprising: detecting, following a program operation, a number of error bits for each page that is part of the program operation; recording the number of error bits for each page; identifying a relative health of a block based on a total of the recorded number of error bits from all of the pages in the block; and recycling blocks which have a poor relative health, wherein the relative health comprises a comparison of a number of the error bits such that more error bits results in poor relative health. 19. The method of claim 18 wherein the identifying of the relative health comprises: comparing the recorded number of error bits with a threshold, wherein blocks under the threshold have a good relative health and blocks above the threshold have a poor relative health.

Assignees

Inventors

Classifications

  • Circuits or methods to verify correct programming of nonvolatile memory cells · CPC title

  • Programming or data input circuits · CPC title

  • G11C16/349Primary

    Arrangements for evaluating degradation, retention or wearout, e.g. by counting erase cycles · CPC title

  • Sensing or reading circuits; Data output circuits · CPC title

  • for self repair · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9406396B2 cover?
A memory system or flash card may monitor the health of memory and the user data stored by detecting and storing a number of bits in error for each block. This detection can be used to determine where user data should be programmed and which blocks should be cycled. The erratic bits are detected after a programming and the listing for each block is updated. When the erratic bits exceed a thresh…
Who is the assignee on this patent?
Sandisk Technologies Inc, Sandisk Technologies Llc
What technology area does this patent fall under?
Primary CPC classification G11C16/349. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Aug 02 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).