Read Assist Techniques in a Memory Device
US-2015371686-A1 · Dec 24, 2015 · US
Operation scheme for non-volatile memory
US9153293B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9153293-B2 |
| Application number | US-201213690299-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 30, 2012 |
| Priority date | Nov 30, 2012 |
| Publication date | Oct 6, 2015 |
| Grant date | Oct 6, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A method of operating an integrated circuit includes determining at least one characteristic of at least one memory cell and conducting an operation for the at least one memory cell, wherein based on the at least one characteristic determined a disturbance for at least one additional memory cell is adjusted.
First claim
Opening claim text (preview).
What is claimed is: 1. A method of operating an integrated circuit, the method comprising: determining at least one characteristic a first memory portion; and conducting an operation for a first memory portion, wherein based on the at least one characteristic determined for the first memory portion a disturbance for a second memory portion is adjusted; wherein the disturbance for the second memory portion is adjusted by adjusting a disturb signal for the second memory portion;…
Assignees
Inventors
Classifications
Physics · mapped topic
- G11C7/00Primary
Physics · mapped topic
Physics · mapped topic
- G11C16/0425Primary
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9153293B2 cover?
- A method of operating an integrated circuit includes determining at least one characteristic of at least one memory cell and conducting an operation for the at least one memory cell, wherein based on the at least one characteristic determined a disturbance for at least one additional memory cell is adjusted.
- Who is the assignee on this patent?
- Infineon Technologies Ag
- What technology area does this patent fall under?
- Primary CPC classification G11C7/00. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Oct 06 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).