Gate-all-around fin device

US9397163B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9397163-B2
Application numberUS-201514882809-A
CountryUS
Kind codeB2
Filing dateOct 14, 2015
Priority dateNov 19, 2014
Publication dateJul 19, 2016
Grant dateJul 19, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A gate-all around fin double diffused metal oxide semiconductor (DMOS) devices and methods of manufacture are disclosed. The method includes forming a plurality of fin structures from a substrate. The method further includes forming a well of a first conductivity type and a second conductivity type within the substrate and corresponding fin structures of the plurality of fin structures. The method further includes forming a source contact on an exposed portion of a first fin structure. The method further comprises forming drain contacts on exposed portions of adjacent fin structures to the first fin structure. The method further includes forming a gate structure in a dielectric fill material about the first fin structure and extending over the well of the first conductivity type.

First claim

Opening claim text (preview).

What is claimed: 1. A diffused metal oxide semiconductor (DMOS) device comprising: a substrate of a first conductivity type; a doped well located in the substrate of the first conductivity type; a doped well ring of a second conductivity type and enclosing a central well of the first conductivity type; a first doped fin contact region of the first conductivity type forming a source contact to a gate structure over the central well of the first conductivity type; a second doped fin contact region of the second conductivity type forming drain regions to the gate structure, the second doped fin contact region being formed in the over the doped well ring; and the gate structure over an insulating layer above the central well configured vertically around a fin region of the first doped fin contact region and laterally extending in the direction of and crossing over onto the doped well ring. 2. The diffused metal oxide semiconductor (DMOS) device of claim 1 , wherein the gate structure is in a dielectric fill material. 3. The diffused metal oxide semiconductor (DMOS) device of claim 1 , further comprising a shallow trench isolation (STI) structure in the doped well. 4. The diffused metal oxide semiconductor (DMOS) device of claim 1 , wherein the doped well is of the first conductivity type. 5. The diffused metal oxide semiconductor (DMOS) device of claim 4 , wherein: the first conductivity type is formed as a deep N-well and the second conductivity type as a P-well; and the gate structure is formed partially over the deep N-well and the P-well. 6. The diffused metal oxide semiconductor (DMOS) device of claim 5 , wherein the deep N-well is formed as a ring surrounding the P-well. 7. The diffused metal oxide semiconductor (DMOS) device of claim 4 , wherein: the first conductivity type is formed as a continuous deep N-well and the second conductivity type as a P-well; and the gate structure is formed completely over the deep N-well. 8. The diffused metal oxide semiconductor (DMOS) device of claim 4 , wherein: the first conductivity type is formed as a shallow N-well and the second conductivity type is a P-well; the gate structure is formed partially over the shallow N-well and the P-well; and the shallow N-well is a ring structure. 9. The diffused metal oxide semiconductor (DMOS) device of claim 4 , wherein: the first conductivity type is formed as a continuous shallow N-well and the second conductivity type as a P-well; the gate structure is formed entirely over the shallow N-well; and the first fin structure comprising the source contact is formed completely over the shallow N-well.

Assignees

Inventors

Classifications

  • into Group IV semiconductors · CPC title

  • using masks · CPC title

  • of electrically active species · CPC title

  • using combinations of dielectrics from more than one of groups H01G4/02 - H01G4/06 (H01G4/12 takes precedence) · CPC title

  • inorganic and synthetic material · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9397163B2 cover?
A gate-all around fin double diffused metal oxide semiconductor (DMOS) devices and methods of manufacture are disclosed. The method includes forming a plurality of fin structures from a substrate. The method further includes forming a well of a first conductivity type and a second conductivity type within the substrate and corresponding fin structures of the plurality of fin structures. The met…
Who is the assignee on this patent?
IBM
What technology area does this patent fall under?
Primary CPC classification B29C48/21. Mapped technology areas include Operations & Transport.
When was this patent published?
Publication date Tue Jul 19 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).