Semiconductor chip carriers with monolithically integrated quantum dot devices and method of manufacture thereof
US-9123768-B2 · Sep 1, 2015 · US
Hybrid computing module
US9348385B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9348385-B2 |
| Application number | US-201313917607-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jun 13, 2013 |
| Priority date | Jul 9, 2012 |
| Publication date | May 24, 2016 |
| Grant date | May 24, 2016 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A hybrid system-on-chip provides a plurality of memory and processor die mounted on a semiconductor carrier chip that contains a fully integrated power management system that switches DC power at speeds that match or approach processor core clock speeds, to enable transfer of data between off-chip physical memory and processor die.
First claim
Opening claim text (preview).
What is claimed: 1. A hybrid computing module comprising a plurality of semiconductor die mounted upon a semiconductor carrier consisting of a substrate that provides electrical communication between the plurality of said semiconductor die through electrically conducting traces and passive circuit network filtering elements formed upon the substrate; a fully integrated power management circuit module having a resonant gate transistor that switches electrical current in excess of…
Assignees
Inventors
Classifications
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
- G06F1/3203Primary
Physics · mapped topic
Cross-Sectional Technologies · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9348385B2 cover?
- A hybrid system-on-chip provides a plurality of memory and processor die mounted on a semiconductor carrier chip that contains a fully integrated power management system that switches DC power at speeds that match or approach processor core clock speeds, to enable transfer of data between off-chip physical memory and processor die.
- Who is the assignee on this patent?
- De Rochemont L Pierre, Kovacs Alexander J
- What technology area does this patent fall under?
- Primary CPC classification G06F1/3203. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue May 24 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).