Control method, transmission apparatus, and recording medium comparing versions of circuit data and copying to match circuit data of first and second interfaces

US9344577B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9344577-B2
Application numberUS-201414273699-A
CountryUS
Kind codeB2
Filing dateMay 9, 2014
Priority dateMay 16, 2013
Publication dateMay 17, 2016
Grant dateMay 17, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A control method to be executed by a processor included in a transmission apparatus, the control method includes receiving, from a first interface device storing first circuit data, a first version of the first circuit data at a time of coupling of the first interface device to the transmission apparatus; extracting, from a plurality of interface devices included in the transmission apparatus, second circuit data of a second interface device storing the second circuit data, where a second interface device type is a same as a first interface device type, when the second interface device exists in the plurality of interface devices and when the first version matches a second version stored in a memory, the second version being associated with the second interface device type of the second version stored in the memory; and copying the second circuit data to the first interface device.

First claim

Opening claim text (preview).

What is claimed is: 1. A control method to be executed by a processor included in a transmission apparatus, the control method comprising: receiving, from a first interface device storing first circuit data, a first version of the first circuit data at a time of coupling of the first interface device to the transmission apparatus; extracting, from a plurality of interface devices included in the transmission apparatus, second circuit data of a second interface device storing the second circuit data, where a second interface device type is a same as a first interface device type, when the second interface device exists in the plurality of interface devices and when the first version matches a second version stored in a memory, the second version being associated with the second interface device type of the second version stored in the memory; and copying the second circuit data to the first interface device. 2. The control method according to claim 1 , further comprising: receiving, from a computer coupled to the transmission apparatus, third circuit data corresponding to the first interface device when the second interface device does not exist in the plurality of interface devices; and copying the third circuit data to the first interface device. 3. The control method according to claim 2 , further comprising: requesting the computer to transmit the third circuit data corresponding to the first interface device when the second interface device does not exist in the plurality of interface devices. 4. The control method according to claim 2 , wherein the receiving of the third circuit data includes receiving, from a data center that stores circuit data for the first interface device and each of the plurality of interface devices, the third circuit data corresponding to the first interface device. 5. The control method according to claim 1 , further comprising: conducting a reconfiguration of a field programmable gate array in the first interface device based on the second circuit data. 6. The control method according to claim 1 , further comprising: storing information of the first interface device type and the first version associated with each other in the memory. 7. The control method according to claim 6 , further comprising: deleting the information of the first interface device type and the first version stored in the memory when the first interface device is decoupled from the transmission apparatus. 8. The control method according to claim 1 , wherein the copying of the second circuit data includes copying the second circuit data to a first region of the first interface device; and the control method further comprises: extracting, from the plurality of interface devices except for the second interface device, a third interface device based on a slot number of the first interface device; and copying fourth circuit data of the third interface device to a second region of the first interface device. 9. The control method according to claim 8 , wherein the extracting of the third interface device includes extracting the third interface device coupled to a slot with another number next to the slot number of the first interface device in ascending order. 10. The control method according to claim 9 , further comprising: updating the second region of a fourth interface device coupled to a further slot with a further number next to the slot number of the first interface device in descending order, when the first interface device is decoupled from the transmission apparatus. 11. A transmission apparatus, comprising: a memory, and a processor coupled to the memory and configured to: receive, from the first interface device storing first circuit data, a first version of the first circuit data at a time of coupling of the first interface device to the transmission apparatus; extract, from a plurality of interface devices included in the transmission apparatus, second circuit data of a second interface device storing the second circuit data, where a second interface type is a same as a first interface device type, when the second interface device exists in the plurality of interface devices and when the first version matches a second version stored in a memory, the second version being associated with the second interface device type of the second version stored in the memory; and copy the second circuit data of the second interface device to the first interface device. 12. A computer-readable non-transitory recording medium storing a program causing a computer to execute a process, the process comprising: receiving, from a first interface device storing first circuit data, a first version of the first circuit data at a time of coupling of the first interface device to the transmission apparatus; extracting, from a plurality of interface devices included in the transmission apparatus, second circuit data of a second interface device storing the second circuit data, where a second interface device type is a same as a first interface device type, when the second interface device exists in the plurality of interface devices and when the first version matches a second version stored in a memory, the second version being associated with the second interface device type of the second version stored in the memory; and copying the second circuit data to the first interface device.

Assignees

Inventors

Classifications

  • Bus structure {(for computer networks G06F15/163; for optical bus networks H04B10/25)} · CPC title

  • H04J3/04Primary

    Distributors combined with modulators or demodulators {(pulse distributors in general H03K5/15; pulse counters H03K21/00 - H03K29/06; for telegraphy H04L5/22, H04L13/00 - H04L23/00, H04L25/45; for telephony H04Q11/04)} · CPC title

  • Bus networks · CPC title

  • H04M7/006Primary

    Networks other than PSTN/ISDN providing telephone service, e.g. Voice over Internet Protocol (VoIP) , including next generation networks with a packet-switched transport layer (H04L65/00 takes precedence; aspects not specific to the type of network H04M3/00; special services in those networks H04M3/42) · CPC title

  • Synchronous digital hierarchy [SDH] or SONET (H04J3/1664 takes precedence for interactions with OTN) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9344577B2 cover?
A control method to be executed by a processor included in a transmission apparatus, the control method includes receiving, from a first interface device storing first circuit data, a first version of the first circuit data at a time of coupling of the first interface device to the transmission apparatus; extracting, from a plurality of interface devices included in the transmission apparatus, …
Who is the assignee on this patent?
Fujitsu Ltd
What technology area does this patent fall under?
Primary CPC classification H04J3/04. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue May 17 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).