System on a chip, apparatus and method for voltage ripple reduction on a power supply line of an integrated circuit device operable in at least two modes

US9337717B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9337717-B2
Application numberUS-201214415611-A
CountryUS
Kind codeB2
Filing dateJul 19, 2012
Priority dateJul 19, 2012
Publication dateMay 10, 2016
Grant dateMay 10, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An apparatus for voltage ripple reduction on a power supply line of an integrated circuit device is provided to be operable in at least two modes. The apparatus includes: one or more clamping devices connectable to the power supply line; a clamp control unit; and a mode change detection unit arranged to monitor an interface of the integrated circuit device for one or more information indicating an upcoming mode change of the integrated circuit device and to provide a mode change signal to the clamp control unit when the one or more information is detected. The clamp control unit is arranged to connect at least one of the one or more clamping devices to the power supply line when receiving the mode change signal.

First claim

Opening claim text (preview).

The invention claimed is: 1. An apparatus for voltage ripple reduction on a power supply line of an integrated circuit device the apparatus comprising: one or more clamping devices configured to connect to said power supply line; a clamp control unit; and a mode change detection unit, coupled to an interface of said integrated circuit device, and arranged to monitor for information indicating an upcoming mode change of said integrated circuit device and to provide a mode change signal to said clamp control unit when said information is detected, wherein said clamp control unit is arranged to connect at least one of said one or more clamping devices to said power supply line when receiving said mode change signal. 2. The apparatus as claimed in claim 1 , wherein said mode change detection unit is arranged to provide said mode change signal to said clamp control unit before said mode of said integrated circuit device is changed. 3. The apparatus as claimed in claim 1 , comprising an electrostatic discharge current clamping structure comprising said one or more clamping devices. 4. The apparatus as claimed in claim 1 , wherein said at least one of said one or more clamping devices is a field effect transistor circuit. 5. The apparatus as claimed in claim 1 , wherein said clamp control unit is arranged to connect said one or more clamping devices to said power supply line when receiving an electrostatic discharge trigger signal. 6. The apparatus as claimed in claim 1 , wherein said clamp control unit is arranged to select a conductivity level depending on said one or more detected information when connecting said at least one of said one or more clamping devices to said power supply line. 7. The apparatus as claimed in claim 1 , wherein said clamp control unit is arranged to connect a set of said one or more clamping devices to said power supply line, depending on said detected information. 8. The apparatus as claimed in claim 1 , wherein at least one of said one or more information is a wake-up request for said integrated circuit device. 9. The apparatus as claimed in claim 1 , wherein at least one of said one or more information is a voltage scaling request for said integrated circuit device. 10. The apparatus as claimed in claim 1 , wherein at least one of said one or more information is a frequency scaling request for said integrated circuit device. 11. A system on a chip, comprising an integrated circuit device operable in at least two modes; an interface of said integrated circuit device; and an apparatus as claimed in claim 1 for voltage ripple reduction on a power supply line of said integrated circuit device. 12. The system on a chip as claimed in claim 11 , wherein said integrated circuit device is a processing device. 13. The system on a chip as claimed in claim 11 , wherein said interface is a register device. 14. A method for voltage ripple reduction, said method comprising: monitoring, by a mode change detection unit, an interface of an integrated circuit device for information indicating an upcoming mode change of said integrated circuit device, wherein the integrated circuit device is operable in at least two modes and comprises the mode detection unit, one or more clamping devices configured to be connected to a power supply line, and a clamp control unit coupled to the clamping devices and the mode change detection unit; providing, by said mode change detection unit, a mode change signal to said clamp control unit when said information is detected; and connecting, by said clamp control unit, at least one of said one or more clamping devices to said power supply line when receiving said mode change signal. 15. The method as claimed in claim 14 further comprising providing said mode change signal to said clamp control unit before said mode of said integrated circuit device is changed. 16. The method as claimed in claim 14 further comprising connecting said one or more clamping devices to said power supply line when receiving an electrostatic discharge trigger signal. 17. The method as claimed in claim 14 further comprising selecting a conductivity level depending on said detected information when performing said connecting said at least one of said one or more clamping devices to said power supply line.

Assignees

Inventors

Classifications

  • protecting against electrostatic charges or discharges, e.g. Faraday shields (integrated devices comprising arrangements for electrical protection H10D89/60) · CPC title

  • G05F1/613Primary

    using semiconductor devices in parallel with the load as final control devices (G05F1/461 takes precedence) · CPC title

  • Electricity · mapped topic

  • H02M1/15Primary

    using active elements · CPC title

  • Electricity · mapped topic

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9337717B2 cover?
An apparatus for voltage ripple reduction on a power supply line of an integrated circuit device is provided to be operable in at least two modes. The apparatus includes: one or more clamping devices connectable to the power supply line; a clamp control unit; and a mode change detection unit arranged to monitor an interface of the integrated circuit device for one or more information indicating…
Who is the assignee on this patent?
Priel Michael, Kuzmin Dan, Sofer Sergey, and 1 more
What technology area does this patent fall under?
Primary CPC classification G05F1/613. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue May 10 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).