Method of manufacturing semiconductor device

US9337093B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9337093-B2
Application numberUS-201113182944-A
CountryUS
Kind codeB2
Filing dateJul 14, 2011
Priority dateJul 15, 2010
Publication dateMay 10, 2016
Grant dateMay 10, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The semiconductor device includes an insulating film that is formed using a cyclic siloxane having a six-membered ring structure as a raw material; a trench that is formed in the insulating film; and a interconnect that is configured by a metal film embedded in the trench. In the semiconductor device, a modified layer is formed on a bottom surface of the trench, in which the number of carbon atoms and/or the number of nitrogen atoms per unit volume is larger than that inside the insulating film.

First claim

Opening claim text (preview).

What is claimed is: 1. A method of manufacturing a semiconductor device comprising: forming a first insulating film using a cyclic siloxane having a six-membered ring structure as a raw material; forming a second insulating film over the first insulating film, using a cyclic siloxane having a six-membered ring structure as a raw material; forming a trench in the second insulating film; forming a via hole in the first insulating film such that an upper end of the via hole is connected to a bottom surface of the trench; forming a modified layer on the bottom surface of the trench by treating the bottom surface of the trench with plasma generated from a carbon dioxide gas, wherein in forming the trench and the via hole in the first and second insulating films, the modified layer is formed on a sidewall of the via hole, and further wherein in forming the modified layer, the modified layer is formed on a bottom surface of the via hole concurrently when the modified layer is formed on the bottom surface of the trench; and forming an interconnect by embedding the trench with a metal film. 2. The method of manufacturing a semiconductor device according to claim 1 , further comprising treating a surface of the modified layer with hydrogen plasma, after forming the modified layer. 3. The method according to claim 1 , wherein the modified layer is formed to have more carbon atoms per unit than the insulating film. 4. The method according to claim 3 , wherein the modified layer contains at least 20 at % of carbon.

Assignees

Inventors

Classifications

  • the material containing Si, O and at least one of H, N, C, F or other non-metal elements, e.g. SiOC, SiOC:H or SiONC · CPC title

  • the compound being a molecule comprising at least one silicon-oxygen bond and the compound having hydrogen or an organic group attached to the silicon or oxygen, e.g. a siloxane · CPC title

  • Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass · CPC title

  • for dual-damascene structures · CPC title

  • Barrier, adhesion or liner layers · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9337093B2 cover?
The semiconductor device includes an insulating film that is formed using a cyclic siloxane having a six-membered ring structure as a raw material; a trench that is formed in the insulating film; and a interconnect that is configured by a metal film embedded in the trench. In the semiconductor device, a modified layer is formed on a bottom surface of the trench, in which the number of carbon at…
Who is the assignee on this patent?
Oshida Daisuke, Kume Ippei, Ueki Makoto, and 6 more
What technology area does this patent fall under?
Primary CPC classification H10W20/056. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue May 10 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).