Silicon wafer and method for producing the same

US9337013B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9337013-B2
Application numberUS-201214122356-A
CountryUS
Kind codeB2
Filing dateMay 14, 2012
Priority dateJun 20, 2011
Publication dateMay 10, 2016
Grant dateMay 10, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Methods for producing a silicon wafer from a defect-free silicon single crystal grown by a Czochralski (CZ) method are provided. The methods comprise: preparing a silicon wafer obtained by slicing the defect-free silicon single crystal and subjected to mirror-polishing; then performing a heat treatment step of subjecting the mirror-polished silicon wafer to heat treatment at a temperature of 500° C. or higher but 600° C. or lower for 4 hours or more but 6 hours or less; and performing a repolishing step of repolishing the silicon wafer after the heat treatment step such that a polishing amount becomes 1.5 μm or more. Therefore, it is an object to provide a method by which a silicon wafer can be produced at a high yield, the silicon wafer in which Light Point Defects (LPDs) are reduced to a minimum, the silicon wafer with a low failure-incidence rate in an inspection step and a shipment stage.

First claim

Opening claim text (preview).

The invention claimed is: 1. A method for producing a silicon wafer from a defect-free silicon single crystal grown by a Czochralski (CZ) method, the method comprising: preparing the silicon wafer obtained by slicing the defect-free silicon single crystal and subjected to mirror-polishing; then performing a heat treatment step of subjecting the mirror-polished silicon wafer to heat treatment at a temperature of 500° C. or higher but 600° C. or lower for 4 hours or more but 6 hours or less; and performing a repolishing step of repolishing the silicon wafer after the heat treatment step such that a polishing amount becomes 1.5 μm or more, wherein by performing the heat treatment step and the repolishing step, the silicon wafer in which the number of Light Point Defects (LPDs) that are 37 nm or more but 120 nm or less in particle diameter size, the LPDs detected by a particle counter, is 10/wafer or less is produced. 2. The method for producing a silicon wafer according to claim 1 , wherein as the silicon wafer obtained by slicing and subjected to mirror-polishing, a silicon wafer of 300 mm or more in diameter is prepared.

Assignees

Inventors

Classifications

  • within silicon bodies · CPC title

  • H10P90/129Primary

    by polishing · CPC title

  • H10P36/00Primary

    Gettering within semiconductor bodies · CPC title

  • the imperfections being on the surface of the semiconductor body, e.g. the body having a roughened surface · CPC title

  • Physical imperfections · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9337013B2 cover?
Methods for producing a silicon wafer from a defect-free silicon single crystal grown by a Czochralski (CZ) method are provided. The methods comprise: preparing a silicon wafer obtained by slicing the defect-free silicon single crystal and subjected to mirror-polishing; then performing a heat treatment step of subjecting the mirror-polished silicon wafer to heat treatment at a temperature of 50…
Who is the assignee on this patent?
Fusegawa Izumi, Hoshi Ryoji, Sonokawa Susumu, and 2 more
What technology area does this patent fall under?
Primary CPC classification H10P90/129. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue May 10 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).